| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CA+V-a8vj-Yu+nTEhN0d5ds0WSsQKH+Jh1L__iPqWNU28QXdSWg@mail.gmail.com>
Date: Wed, 9 Apr 2025 11:53:38 +0100
From: "Lad, Prabhakar" <prabhakar.csengg@...il.com>
To: Fabrizio Castro <fabrizio.castro.jz@...esas.com>
Cc: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Geert Uytterhoeven <geert+renesas@...der.be>,
Magnus Damm <magnus.damm@...il.com>, linux-renesas-soc@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Biju Das <biju.das.jz@...renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: Re: [PATCH v5 6/6] arm64: dts: renesas: r9a09g057: Add DMAC nodes
On Wed, Mar 5, 2025 at 12:24 AM Fabrizio Castro
<fabrizio.castro.jz@...esas.com> wrote:
>
> Add nodes for the DMAC IPs found on the Renesas RZ/V2H(P) SoC.
>
> Signed-off-by: Fabrizio Castro <fabrizio.castro.jz@...esas.com>
> Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be>
> ---
> v4->v5:
> * Collected tags.
> v3->v4:
> * No change.
> v2->v3:
> * No change.
> v1->v2:
> * No change.
> ---
> arch/arm64/boot/dts/renesas/r9a09g057.dtsi | 165 +++++++++++++++++++++
> 1 file changed, 165 insertions(+)
>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Cheers,
Prabhakar
> diff --git a/arch/arm64/boot/dts/renesas/r9a09g057.dtsi b/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
> index 1c550b22b164..0a7d0c801e32 100644
> --- a/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
> +++ b/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
> @@ -252,6 +252,171 @@ sys: system-controller@...30000 {
> status = "disabled";
> };
>
> + dmac0: dma-controller@...00000 {
> + compatible = "renesas,r9a09g057-dmac";
> + reg = <0 0x11400000 0 0x10000>;
> + interrupts = <GIC_SPI 499 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 89 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 90 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 91 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 92 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 93 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 94 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 95 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 96 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 97 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 98 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 99 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 100 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 101 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 103 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 104 IRQ_TYPE_EDGE_RISING>;
> + interrupt-names = "error",
> + "ch0", "ch1", "ch2", "ch3",
> + "ch4", "ch5", "ch6", "ch7",
> + "ch8", "ch9", "ch10", "ch11",
> + "ch12", "ch13", "ch14", "ch15";
> + clocks = <&cpg CPG_MOD 0x0>;
> + power-domains = <&cpg>;
> + resets = <&cpg 0x31>;
> + #dma-cells = <1>;
> + dma-channels = <16>;
> + renesas,icu = <&icu 4>;
> + };
> +
> + dmac1: dma-controller@...30000 {
> + compatible = "renesas,r9a09g057-dmac";
> + reg = <0 0x14830000 0 0x10000>;
> + interrupts = <GIC_SPI 495 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 25 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 27 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 28 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 29 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 31 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 32 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 33 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 34 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 35 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 36 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 37 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 38 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 39 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 40 IRQ_TYPE_EDGE_RISING>;
> + interrupt-names = "error",
> + "ch0", "ch1", "ch2", "ch3",
> + "ch4", "ch5", "ch6", "ch7",
> + "ch8", "ch9", "ch10", "ch11",
> + "ch12", "ch13", "ch14", "ch15";
> + clocks = <&cpg CPG_MOD 0x1>;
> + power-domains = <&cpg>;
> + resets = <&cpg 0x32>;
> + #dma-cells = <1>;
> + dma-channels = <16>;
> + renesas,icu = <&icu 0>;
> + };
> +
> + dmac2: dma-controller@...40000 {
> + compatible = "renesas,r9a09g057-dmac";
> + reg = <0 0x14840000 0 0x10000>;
> + interrupts = <GIC_SPI 496 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 41 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 42 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 43 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 44 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 45 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 46 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 47 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 48 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 49 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 50 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 51 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 52 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 53 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 54 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 55 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 56 IRQ_TYPE_EDGE_RISING>;
> + interrupt-names = "error",
> + "ch0", "ch1", "ch2", "ch3",
> + "ch4", "ch5", "ch6", "ch7",
> + "ch8", "ch9", "ch10", "ch11",
> + "ch12", "ch13", "ch14", "ch15";
> + clocks = <&cpg CPG_MOD 0x2>;
> + power-domains = <&cpg>;
> + resets = <&cpg 0x33>;
> + #dma-cells = <1>;
> + dma-channels = <16>;
> + renesas,icu = <&icu 1>;
> + };
> +
> + dmac3: dma-controller@...00000 {
> + compatible = "renesas,r9a09g057-dmac";
> + reg = <0 0x12000000 0 0x10000>;
> + interrupts = <GIC_SPI 497 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 57 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 58 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 59 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 60 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 61 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 62 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 63 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 64 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 65 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 66 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 67 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 68 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 69 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 70 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 71 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 72 IRQ_TYPE_EDGE_RISING>;
> + interrupt-names = "error",
> + "ch0", "ch1", "ch2", "ch3",
> + "ch4", "ch5", "ch6", "ch7",
> + "ch8", "ch9", "ch10", "ch11",
> + "ch12", "ch13", "ch14", "ch15";
> + clocks = <&cpg CPG_MOD 0x3>;
> + power-domains = <&cpg>;
> + resets = <&cpg 0x34>;
> + #dma-cells = <1>;
> + dma-channels = <16>;
> + renesas,icu = <&icu 2>;
> + };
> +
> + dmac4: dma-controller@...10000 {
> + compatible = "renesas,r9a09g057-dmac";
> + reg = <0 0x12010000 0 0x10000>;
> + interrupts = <GIC_SPI 498 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 74 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 75 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 76 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 77 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 78 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 79 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 80 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 81 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 82 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 83 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 84 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 85 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 86 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 87 IRQ_TYPE_EDGE_RISING>,
> + <GIC_SPI 88 IRQ_TYPE_EDGE_RISING>;
> + interrupt-names = "error",
> + "ch0", "ch1", "ch2", "ch3",
> + "ch4", "ch5", "ch6", "ch7",
> + "ch8", "ch9", "ch10", "ch11",
> + "ch12", "ch13", "ch14", "ch15";
> + clocks = <&cpg CPG_MOD 0x4>;
> + power-domains = <&cpg>;
> + resets = <&cpg 0x35>;
> + #dma-cells = <1>;
> + dma-channels = <16>;
> + renesas,icu = <&icu 3>;
> + };
> +
> ostm0: timer@...00000 {
> compatible = "renesas,r9a09g057-ostm", "renesas,ostm";
> reg = <0x0 0x11800000 0x0 0x1000>;
> --
> 2.34.1
>
>
Powered by blists - more mailing lists