| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250410140628.4124896-2-claudiu.beznea.uj@bp.renesas.com> Date: Thu, 10 Apr 2025 17:06:22 +0300 From: Claudiu <claudiu.beznea@...on.dev> To: geert+renesas@...der.be, mturquette@...libre.com, sboyd@...nel.org, robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org, magnus.damm@...il.com Cc: claudiu.beznea@...on.dev, linux-renesas-soc@...r.kernel.org, linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, Claudiu Beznea <claudiu.beznea.uj@...renesas.com> Subject: [PATCH 1/7] clk: renesas: rzg2l-cpg: Skip lookup of clock when searching for a sibling From: Claudiu Beznea <claudiu.beznea.uj@...renesas.com> Since the sibling data is filled after the priv->clks[] array entry is populated, the first clock that is probed and has a sibling will temporarily behave as its own sibling until its actual sibling is populated. To avoid any issues, skip this clock when searching for a sibling. Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@...renesas.com> --- drivers/clk/renesas/rzg2l-cpg.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cpg.c index b91dfbfb01e3..2ae36d94fbfa 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -1324,6 +1324,9 @@ static struct mstp_clock hw = __clk_get_hw(priv->clks[priv->num_core_clks + i]); clk = to_mod_clock(hw); + if (clk == clock) + continue; + if (clock->off == clk->off && clock->bit == clk->bit) return clk; } -- 2.43.0
Powered by blists - more mailing lists