[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <4792da6c-f7f7-414b-9725-5cb74e81a6ea@intel.com>
Date: Thu, 10 Apr 2025 09:26:23 -0700
From: Dave Jiang <dave.jiang@...el.com>
To: Gregory Price <gourry@...rry.net>, linux-cxl@...r.kernel.org
Cc: linux-kernel@...r.kernel.org, kernel-team@...a.com,
dan.j.williams@...el.com, vishal.l.verma@...el.com, dave@...olabs.net,
jonathan.cameron@...wei.com, alison.schofield@...el.com, ira.weiny@...el.com
Subject: Re: [PATCH v2] cxl: core/region - ignore interleave granularity when
ways=1
On 4/2/25 4:25 PM, Gregory Price wrote:
> When validating decoder IW/IG when setting up regions, the granularity
> is irrelevant when iw=1 - all accesses will always route to the only
> target anyway - so all ig values are "correct". Loosen the requirement
> that `ig = (parent_iw * parent_ig)` when iw=1.
>
> On some Zen5 platforms, the platform BIOS specifies a 256-byte
> interleave granularity window for host bridges when there is only
> one target downstream. This leads to Linux rejecting the configuration
> of a region with a x2 root with two x1 hostbridges.
>
> Decoder Programming:
> root - iw:2 ig:256
> hb1 - iw:1 ig:256 (Linux expects 512)
> hb2 - iw:1 ig:256 (Linux expects 512)
> ep1 - iw:2 ig:256
> ep2 - iw:2 ig:256
>
> This change allows all decoders downstream of a passthrough decoder to
> also be configured as passthrough (iw:1 ig:X), but still disallows
> downstream decoders from applying subsequent interleaves.
>
> e.g. in the above example if there was another decoder south of hb1
> attempting to interleave 2 endpoints - Linux would enforce hb1.ig=512
> because the southern decoder would have iw:2 and require ig=pig*piw.
>
> Signed-off-by: Gregory Price <gourry@...rry.net>
> Reviewed-by: Dave Jiang <dave.jiang@...el.com>
Applied to cxl/next, with fixup against 6.15-rc1
> ---
> drivers/cxl/core/region.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c
> index 04bc6cad092c..dec262eadf9a 100644
> --- a/drivers/cxl/core/region.c
> +++ b/drivers/cxl/core/region.c
> @@ -1553,7 +1553,7 @@ static int cxl_port_setup_targets(struct cxl_port *port,
>
> if (test_bit(CXL_REGION_F_AUTO, &cxlr->flags)) {
> if (cxld->interleave_ways != iw ||
> - cxld->interleave_granularity != ig ||
> + (iw > 1 && cxld->interleave_granularity != ig) ||
> cxled->spa_range.start != p->res->start ||
> cxled->spa_range.end != p->res->end ||
> ((cxld->flags & CXL_DECODER_F_ENABLE) == 0)) {
Powered by blists - more mailing lists