[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <174437345339.673939.1810630369307364941.b4-ty@kernel.org>
Date: Fri, 11 Apr 2025 17:40:53 +0530
From: Vinod Koul <vkoul@...nel.org>
To: kishon@...nel.org, p.zabel@...gutronix.de, abel.vesa@...aro.org,
quic_qianyu@...cinc.com, neil.armstrong@...aro.org,
manivannan.sadhasivam@...aro.org, quic_devipriy@...cinc.com,
konrad.dybcio@....qualcomm.com, linux-arm-msm@...r.kernel.org,
linux-phy@...ts.infradead.org, linux-kernel@...r.kernel.org,
Dmitry Baryshkov <lumag@...nel.org>, Wenbin Yao <quic_wenbyao@...cinc.com>
Subject: Re: [PATCH v6 0/2] phy: qcom: qmp-pcie: Add PCIe PHY no_csr reset
support
On Wed, 19 Mar 2025 17:45:42 +0800, Wenbin Yao wrote:
> The series aims to skip phy register programming and drive PCIe PHY with
> register setting programmed in bootloader by simply toggling no_csr reset,
> which once togglled, PHY hardware will be reset while PHY registers are
> retained.
>
> First, determine whether PHY setting can be skipped by checking
> QPHY_START_CTRL register and the existence of nocsr reset. If it is
> programmed and no_csr reset is supported, do no_csr reset and skip BCR
> reset which will reset entire PHY.
>
> [...]
Applied, thanks!
[1/2] phy: qcom: pcie: Determine has_nocsr_reset dynamically
commit: ea57d7fe4f5af517b5ce91fdff96cc33be932690
[2/2] phy: qcom: qmp-pcie: Add PHY register retention support
commit: 0cc22f5a861c3149171485349dafac3047212a5d
Best regards,
--
~Vinod
Powered by blists - more mailing lists