[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250414-gcc_ufs_mem_core-v1-0-67b5529b9b5d@quicinc.com>
Date: Mon, 14 Apr 2025 14:30:39 +0530
From: Taniya Das <quic_tdas@...cinc.com>
To: Bjorn Andersson <andersson@...nel.org>,
Michael Turquette
<mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
CC: Ajit Pandey <quic_ajipan@...cinc.com>,
Imran Shaik
<quic_imrashai@...cinc.com>,
Jagadeesh Kona <quic_jkona@...cinc.com>,
<linux-arm-msm@...r.kernel.org>, <linux-clk@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, Taniya Das <quic_tdas@...cinc.com>
Subject: [PATCH 0/2] clk: qcom: gcc: Update the force_mem_core for UFS ICE
The MCQ feature of UFS requires the both UFS ice and UFS phy axi clocks
to have the force_mem_core bit set to allow retention after power
collapse.
Signed-off-by: Taniya Das <quic_tdas@...cinc.com>
---
Taniya Das (2):
clk: qcom: gcc: Set FORCE_MEM_CORE_ON for gcc_ufs_axi_clk for 8650/8750
clk: qcom: gcc-x1e80100: Set FORCE MEM CORE for UFS clocks
drivers/clk/qcom/gcc-sm8650.c | 2 ++
drivers/clk/qcom/gcc-sm8750.c | 3 ++-
drivers/clk/qcom/gcc-x1e80100.c | 4 ++++
3 files changed, 8 insertions(+), 1 deletion(-)
---
base-commit: 01c6df60d5d4ae00cd5c1648818744838bba7763
change-id: 20250414-gcc_ufs_mem_core-7bb28a3527ec
Best regards,
--
Taniya Das <quic_tdas@...cinc.com>
Powered by blists - more mailing lists