lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <423f8ae0-259a-4140-94e2-c41f559e2a15@quicinc.com>
Date: Mon, 14 Apr 2025 15:39:50 +0530
From: Mukesh Kumar Savaliya <quic_msavaliy@...cinc.com>
To: Konrad Dybcio <konrad.dybcio@....qualcomm.com>,
        <alexandre.belloni@...tlin.com>, <robh@...nel.org>,
        <krzk+dt@...nel.org>, <conor+dt@...nel.org>,
        <jarkko.nikula@...ux.intel.com>, <linux-i3c@...ts.infradead.org>,
        <linux-arm-msm@...r.kernel.org>, <devicetree@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>
CC: <andersson@...nel.org>, <konradybcio@...nel.org>
Subject: Re: [PATCH v4 0/3] Add Qualcomm i3c controller driver support



On 4/14/2025 2:48 PM, Konrad Dybcio wrote:
> On 4/13/25 9:28 AM, Mukesh Kumar Savaliya wrote:
>>
>>
>> On 4/12/2025 4:50 AM, Konrad Dybcio wrote:
>>> On 4/11/25 1:35 PM, Mukesh Kumar Savaliya wrote:
>>>> This patchset adds i3c controller support for the qualcomm's QUPV3 based
>>>> Serial engine (SE) hardware controller.
>>>>
>>>> The I3C SE(Serial Engine) controller implements I3C master functionality
>>>> as defined in the MIPI Specifications for I3C, Version 1.0.
>>>>
>>>> This patchset was tested on Kailua SM8550 MTP device and data transfer
>>>> has been tested in I3C SDR mode.
>>>>
>>>> Features tested and supported :
>>>>     Standard CCC commands.
>>>>     I3C SDR mode private transfers in PIO mode.
>>>>     I2C transfers in PIO mode.
>>>>
>>>> Signed-off-by: Mukesh Kumar Savaliya <quic_msavaliy@...cinc.com>
>>>> ----
>>>> Link to V3: https://lore.kernel.org/lkml/20250403134644.3935983-1-quic_msavaliy@quicinc.com/T/
>>>> v3->v4:
>>>>    - Dropped "clock-names" property from dt-bindings as suggested by krzysztof.
>>>>    - Makefile: Correct order sequence for i3c-qcom-geni.c.
>>>>    - Indentation corrected around print statement.
>>>>    - geni_i3c_probe() : Exit with return 0 instead of ret for success.
>>>>    - Added sparse annotations around i3c_geni_runtime_get_mutex_lock()/_unlock().
>>>
>>> So this is the third time I got this revision in my inbox, previous were
>>> <20250410084813.3594436-1-quic_msavaliy@...cinc.com> 10.04
>>> <20250331164648.2321899-1-quic_msavaliy@...cinc.com> 31.03
>>>
>>> b4 should be automatically upticking the revision counter, please don't mess
>>> with it manually
>> Sorry Konrad, i could not understand what's the problem or what you are trying to say.
>>
>> Do you suspect something (Which i didnt get) is seen as manually changed ?
> 
> Yes, normally each 'b4 send' upticks the revision counter, but here we got
> a couple submissions all with v4
> 
Sorry for confusion, first one was sent to internal for review (limited 
--to list). Later i send to upstream.
> Konrad


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ