[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
<CH2PPF4D26F8E1C4E4B759326DF5A04D2CCA2B32@CH2PPF4D26F8E1C.namprd07.prod.outlook.com>
Date: Mon, 14 Apr 2025 03:12:43 +0000
From: Manikandan Karunakaran Pillai <mpillai@...ence.com>
To: Rob Herring <robh@...nel.org>,
"hans.zhang@...tech.com"
<hans.zhang@...tech.com>
CC: "bhelgaas@...gle.com" <bhelgaas@...gle.com>,
"lpieralisi@...nel.org"
<lpieralisi@...nel.org>,
"kw@...ux.com" <kw@...ux.com>,
"manivannan.sadhasivam@...aro.org" <manivannan.sadhasivam@...aro.org>,
"krzk+dt@...nel.org" <krzk+dt@...nel.org>,
"conor+dt@...nel.org"
<conor+dt@...nel.org>,
"linux-pci@...r.kernel.org"
<linux-pci@...r.kernel.org>,
"devicetree@...r.kernel.org"
<devicetree@...r.kernel.org>,
"linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v3 6/6] PCI: cadence: Update support for TI J721e boards
>Subject: Re: [PATCH v3 6/6] PCI: cadence: Update support for TI J721e boards
>
>EXTERNAL MAIL
>
>
>On Fri, Apr 11, 2025 at 06:36:56PM +0800, hans.zhang@...tech.com wrote:
>> From: Manikandan K Pillai <mpillai@...ence.com>
>>
>> Update the support for TI J721 boards to use the updated Cadence
>> PCIe controller code.
>
>Without this patch, you just broke TI. That's not bisectable.
>
Ok will merge this patch with the earlier one.
>>
>> Signed-off-by: Manikandan K Pillai <mpillai@...ence.com>
>> Signed-off-by: Hans Zhang <hans.zhang@...tech.com>
>> ---
>> drivers/pci/controller/cadence/pci-j721e.c | 12 ++++++++++++
>> 1 file changed, 12 insertions(+)
Powered by blists - more mailing lists