[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250414032839.5368-1-xiange.pi@intel.com>
Date: Mon, 14 Apr 2025 11:28:39 +0800
From: Pi Xiange <xiange.pi@...el.com>
To: x86@...nel.org
Cc: tony.luck@...el.com,
peterz@...radead.org,
linux-kernel@...r.kernel.org
Subject: [PATCH] x86/cpu: Add CPU model number for Bartlett Lake
Bartlett Lake has a P-core only product with Raptor Cove.
Signed-off-by: Pi Xiange <xiange.pi@...el.com>
---
arch/x86/include/asm/intel-family.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/x86/include/asm/intel-family.h b/arch/x86/include/asm/intel-family.h
index 3a97a7eefb51..405bde66032a 100644
--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@ -126,6 +126,8 @@
#define INTEL_GRANITERAPIDS_X IFM(6, 0xAD) /* Redwood Cove */
#define INTEL_GRANITERAPIDS_D IFM(6, 0xAE)
+#define INTEL_RAPTORCOVE IFM(6, 0xD7) /* Bartlett Lake */
+
/* "Hybrid" Processors (P-Core/E-Core) */
#define INTEL_LAKEFIELD IFM(6, 0x8A) /* Sunny Cove / Tremont */
--
2.31.1
Powered by blists - more mailing lists