[<prev] [next>] [day] [month] [year] [list]
Message-ID: <b6c941d3-85d4-45e8-ae69-9d9e4dab8440@oss.qualcomm.com>
Date: Wed, 16 Apr 2025 18:09:12 +0200
From: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
To: Vikram Sharma <quic_vikramsa@...cinc.com>,
Konrad Dybcio <konrad.dybcio@....qualcomm.com>, rfoss@...nel.org,
todor.too@...il.com, bryan.odonoghue@...aro.org, mchehab@...nel.org,
robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
andersson@...nel.org, konradybcio@...nel.org, hverkuil-cisco@...all.nl,
cros-qcom-dts-watchers@...omium.org, catalin.marinas@....com,
will@...nel.org
Cc: linux-arm-kernel@...ts.infradead.org, linux-media@...r.kernel.org,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Suresh Vankadara <quic_svankada@...cinc.com>
Subject: Re: [PATCH v1 2/2] arm64: dts: qcom: sa8775p: Add support for camss
On 4/16/25 5:29 PM, Vikram Sharma wrote:
>
> On 4/14/2025 7:14 PM, Konrad Dybcio wrote:
>> On 2/10/25 4:56 PM, Vikram Sharma wrote:
>>> Add changes to support the camera subsystem on the SA8775P.
>>>
>>> Co-developed-by: Suresh Vankadara<quic_svankada@...cinc.com>
>>> Signed-off-by: Suresh Vankadara<quic_svankada@...cinc.com>
>>> Signed-off-by: Vikram Sharma<quic_vikramsa@...cinc.com>
>>> ---
>>> arch/arm64/boot/dts/qcom/sa8775p.dtsi | 187 ++++++++++++++++++++++++++
>>> 1 file changed, 187 insertions(+)
>>>
>>> diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qcom/sa8775p.dtsi
>>> index 3394ae2d1300..83640fef05d2 100644
>>> --- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi
>>> +++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi
>>> @@ -7,6 +7,7 @@
>>> #include <dt-bindings/interconnect/qcom,icc.h>
>>> #include <dt-bindings/interrupt-controller/arm-gic.h>
>>> #include <dt-bindings/clock/qcom,rpmh.h>
>>> +#include <dt-bindings/clock/qcom,sa8775p-camcc.h>
>>> #include <dt-bindings/clock/qcom,sa8775p-dispcc.h>
>>> #include <dt-bindings/clock/qcom,sa8775p-gcc.h>
>>> #include <dt-bindings/clock/qcom,sa8775p-gpucc.h>
>>> @@ -3796,6 +3797,192 @@ videocc: clock-controller@...0000 {
>>> #power-domain-cells = <1>;
>>> };
>>> + camss: isp@...a000 {
>>> + compatible = "qcom,sa8775p-camss";
>>> +
>>> + reg = <0x0 0xac7a000 0x0 0x0f01>,
>>> + <0x0 0xac7c000 0x0 0x0f01>,
>>> + <0x0 0xac84000 0x0 0x0f01>,
>>> + <0x0 0xac88000 0x0 0x0f01>,
>>> + <0x0 0xac8c000 0x0 0x0f01>,
>>> + <0x0 0xac90000 0x0 0x0f01>,
>>> + <0x0 0xac94000 0x0 0x0f01>,
>> These I think should begin 0x1000 earlier and as a result be 0x1000
> Hi Konrad,
> Thanks for your comments.
> First 0x1000 bytes of CSID are for secure usecase. Actually CSID register address space starts from
> 'TITAN_A_RT_1_CSID_WRAPPER_CLC_CSID0_HW_VERSION' which is 0xac7a000.
Alright, thanks
Konrad
Powered by blists - more mailing lists