lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <95cefab6-4d9c-4ad2-bc75-d117e0aefc62@ghiti.fr>
Date: Mon, 21 Apr 2025 09:22:45 +0200
From: Alexandre Ghiti <alex@...ti.fr>
To: Clément Léger <cleger@...osinc.com>,
 "open list:DOCUMENTATION" <linux-doc@...r.kernel.org>,
 open list <linux-kernel@...r.kernel.org>,
 "open list:RISC-V ARCHITECTURE" <linux-riscv@...ts.infradead.org>,
 "open list:KERNEL SELFTEST FRAMEWORK" <linux-kselftest@...r.kernel.org>
Cc: Jonathan Corbet <corbet@....net>, Paul Walmsley
 <paul.walmsley@...ive.com>, Palmer Dabbelt <palmer@...belt.com>,
 Albert Ou <aou@...s.berkeley.edu>, Shuah Khan <shuah@...nel.org>,
 Andrew Jones <ajones@...tanamicro.com>,
 Samuel Holland <samuel.holland@...ive.com>
Subject: Re: [PATCH 4/5] Documentation/sysctl: add riscv to unaligned-trap
 supported archs

On 14/04/2025 14:34, Clément Léger wrote:
> riscv supports the "unaligned-trap" sysctl variable, add it to the list
> of supported architectures.
>
> Signed-off-by: Clément Léger <cleger@...osinc.com>
> ---
>   Documentation/admin-guide/sysctl/kernel.rst | 4 ++--
>   1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/Documentation/admin-guide/sysctl/kernel.rst b/Documentation/admin-guide/sysctl/kernel.rst
> index dd49a89a62d3..a38e91c4d92c 100644
> --- a/Documentation/admin-guide/sysctl/kernel.rst
> +++ b/Documentation/admin-guide/sysctl/kernel.rst
> @@ -1595,8 +1595,8 @@ unaligned-trap
>   
>   On architectures where unaligned accesses cause traps, and where this
>   feature is supported (``CONFIG_SYSCTL_ARCH_UNALIGN_ALLOW``; currently,
> -``arc``, ``parisc`` and ``loongarch``), controls whether unaligned traps
> -are caught and emulated (instead of failing).
> +``arc``, ``parisc``, ``loongarch`` and ``riscv``), controls whether unaligned
> +traps are caught and emulated (instead of failing).
>   
>   = ========================================================
>   0 Do not emulate unaligned accesses.


Reviewed-by: Alexandre Ghiti <alexghiti@...osinc.com>

Thanks,

Alex


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ