[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAPDyKFrWJBswaAE2_ydswWa9EUw8Lsd_=mCN7gm8ou1_XAcMfQ@mail.gmail.com>
Date: Tue, 22 Apr 2025 17:44:19 +0200
From: Ulf Hansson <ulf.hansson@...aro.org>
To: Axe Yang <axe.yang@...iatek.com>
Cc: Chaotian Jing <chaotian.jing@...iatek.com>, Matthias Brugger <matthias.bgg@...il.com>,
AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>, yong.mao@...iatek.com,
qingliang.li@...iatek.com, andy-ld.lu@...iatek.com,
Wenbin Mei <wenbin.mei@...iatek.com>, linux-mmc@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org
Subject: Re: [RESEND v2] mmc: mtk-sd: Add condition to enable 'single' burst type
On Fri, 11 Apr 2025 at 07:41, Axe Yang <axe.yang@...iatek.com> wrote:
>
> This change add a condition for 'single' burst type selection.
>
> Read AXI_LEN field from EMMC50_CFG2(AHB2AXI wrapper) register, if the
> value is not 0, it means the HWIP is using AXI as AMBA bus, which do
> not support 'single' burst type.
>
> Suggested-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
> Signed-off-by: Axe Yang <axe.yang@...iatek.com>
> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
Applied for next, thanks!
Kind regards
Uffe
> ---
> This change dependents on 'mmc: mtk-sd: Cleanups for register R/W':
>
> https://patchwork.kernel.org/project/linux-mediatek/cover/20250325110701.52623-1-angelogioacchino.delregno@collabora.com/
> ---
> drivers/mmc/host/mtk-sd.c | 16 ++++++++++++----
> 1 file changed, 12 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/mmc/host/mtk-sd.c b/drivers/mmc/host/mtk-sd.c
> index ceeae1aeac94..2e4bd5166c17 100644
> --- a/drivers/mmc/host/mtk-sd.c
> +++ b/drivers/mmc/host/mtk-sd.c
> @@ -84,6 +84,7 @@
> #define EMMC51_CFG0 0x204
> #define EMMC50_CFG0 0x208
> #define EMMC50_CFG1 0x20c
> +#define EMMC50_CFG2 0x21c
> #define EMMC50_CFG3 0x220
> #define SDC_FIFO_CFG 0x228
> #define CQHCI_SETTING 0x7fc
> @@ -306,7 +307,10 @@
> /* EMMC50_CFG1 mask */
> #define EMMC50_CFG1_DS_CFG BIT(28) /* RW */
>
> -#define EMMC50_CFG3_OUTS_WR GENMASK(4, 0) /* RW */
> +/* EMMC50_CFG2 mask */
> +#define EMMC50_CFG2_AXI_SET_LEN GENMASK(27, 24) /* RW */
> +
> +#define EMMC50_CFG3_OUTS_WR GENMASK(4, 0) /* RW */
>
> #define SDC_FIFO_CFG_WRVALIDSEL BIT(24) /* RW */
> #define SDC_FIFO_CFG_RDVALIDSEL BIT(25) /* RW */
> @@ -1917,9 +1921,13 @@ static void msdc_init_hw(struct msdc_host *host)
> pb1_val |= FIELD_PREP(MSDC_PATCH_BIT1_CMDTA, 1);
> pb1_val |= MSDC_PB1_DDR_CMD_FIX_SEL;
>
> - /* Set single burst mode, auto sync state clear, block gap stop clk */
> - pb1_val |= MSDC_PB1_SINGLE_BURST | MSDC_PB1_RSVD20 |
> - MSDC_PB1_AUTO_SYNCST_CLR | MSDC_PB1_MARK_POP_WATER;
> + /* Support 'single' burst type only when AXI_LEN is 0 */
> + sdr_get_field(host->base + EMMC50_CFG2, EMMC50_CFG2_AXI_SET_LEN, &val);
> + if (!val)
> + pb1_val |= MSDC_PB1_SINGLE_BURST;
> +
> + /* Set auto sync state clear, block gap stop clk */
> + pb1_val |= MSDC_PB1_RSVD20 | MSDC_PB1_AUTO_SYNCST_CLR | MSDC_PB1_MARK_POP_WATER;
>
> /* Set low power DCM, use HCLK for GDMA, use MSDC CLK for everything else */
> pb1_val |= MSDC_PB1_LP_DCM_EN | MSDC_PB1_RSVD3 |
> --
> 2.46.0
>
Powered by blists - more mailing lists