| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250424062017.652969-2-uwu@icenowy.me> Date: Thu, 24 Apr 2025 14:20:15 +0800 From: Icenowy Zheng <uwu@...nowy.me> To: Emil Renner Berthing <kernel@...il.dk>, Jianlong Huang <jianlong.huang@...rfivetech.com>, Hal Feng <hal.feng@...rfivetech.com>, Linus Walleij <linus.walleij@...aro.org>, Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org> Cc: linux-gpio@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org, Icenowy Zheng <uwu@...nowy.me> Subject: [PATCH v2 1/3] dt-bindings: pinctrl: starfive,jh7110: add PAD_INTERNAL_* virtual pins The JH7110 SoC could support internal GPI signals to be routed to not external GPIO but internal low/high levels. Add two macros, PAD_INTERNAL_LOW and PAD_INTERNAL_HIGH, as two virtual "pads" to represent internal GPI sources with fixed low/high levels. Signed-off-by: Icenowy Zheng <uwu@...nowy.me> --- include/dt-bindings/pinctrl/starfive,jh7110-pinctrl.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/include/dt-bindings/pinctrl/starfive,jh7110-pinctrl.h b/include/dt-bindings/pinctrl/starfive,jh7110-pinctrl.h index 3865f01396395..3cca874b2bef7 100644 --- a/include/dt-bindings/pinctrl/starfive,jh7110-pinctrl.h +++ b/include/dt-bindings/pinctrl/starfive,jh7110-pinctrl.h @@ -126,6 +126,10 @@ #define PAD_GMAC0_TXEN 18 #define PAD_GMAC0_TXC 19 +/* virtual pins for forcing GPI */ +#define PAD_INTERNAL_LOW 254 +#define PAD_INTERNAL_HIGH 255 + #define GPOUT_LOW 0 #define GPOUT_HIGH 1 -- 2.49.0
Powered by blists - more mailing lists