[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250425074621-GYC50408@gentoo>
Date: Fri, 25 Apr 2025 07:46:21 +0000
From: Yixun Lan <dlan@...too.org>
To: Chukun Pan <amadeus@....edu.cn>
Cc: andre.przywara@....com, andrew+netdev@...n.ch, conor+dt@...nel.org,
davem@...emloft.net, devicetree@...r.kernel.org,
edumazet@...gle.com, jernej.skrabec@...il.com, krzk+dt@...nel.org,
kuba@...nel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-sunxi@...ts.linux.dev,
mripard@...nel.org, netdev@...r.kernel.org, pabeni@...hat.com,
robh@...nel.org, samuel@...lland.org, wens@...e.org
Subject: Re: [PATCH 4/5] arm64: dts: allwinner: a527: add EMAC0 to Radxa A5E
board
Hi Chukun,
On 11:30 Fri 25 Apr , Chukun Pan wrote:
> Hi,
>
> > On Radxa A5E board, the EMAC0 connect to an external YT8531C PHY,
> > which features a 25MHz crystal, and using PH8 pin as PHY reset.
> >
> > Tested on A5E board with schematic V1.20.
>
> Although the schematic says it is YT8531C, the PHY on the V1.20 board
> is Maxio MAE0621A. The article of cnx-software also mentioned this:
> https://www.cnx-software.com/2025/01/04/radxa-cubie-a5e-allwinner-a527-t527-sbc-with-hdmi-2-0-dual-gbe-wifi-6-bluetooth-5-4/
>
IMO, then the schematic should be updated, I could definitely adjust
the commit message to reflect this change, but don't know if further
action need to take, like writing a new phy driver, I guess a fallback
to generic phy just works?
(google says, the MAE0621A is a pin-to-pin chip to RTL8211F..)
--
Yixun Lan (dlan)
Powered by blists - more mailing lists