[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250426071554.1305042-1-andyshrk@163.com>
Date: Sat, 26 Apr 2025 15:15:40 +0800
From: Andy Yan <andyshrk@....com>
To: heiko@...ech.de
Cc: krzk+dt@...nel.org,
robh@...nel.org,
devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
inux-rockchip@...ts.infradead.org,
Andy Yan <andyshrk@....com>
Subject: [PATCH 1/2] arm64: dts: rockchip: Add eDP1 dt node for rk3588
Add eDP1 dt node for RK3588 SoC
Signed-off-by: Andy Yan <andyshrk@....com>
---
.../arm64/boot/dts/rockchip/rk3588-extra.dtsi | 28 +++++++++++++++++++
1 file changed, 28 insertions(+)
diff --git a/arch/arm64/boot/dts/rockchip/rk3588-extra.dtsi b/arch/arm64/boot/dts/rockchip/rk3588-extra.dtsi
index 099edb3fd0f6..9d81d3b9444e 100644
--- a/arch/arm64/boot/dts/rockchip/rk3588-extra.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3588-extra.dtsi
@@ -252,6 +252,34 @@ hdmi1_out: port@1 {
};
};
+ edp1: edp@...d0000 {
+ compatible = "rockchip,rk3588-edp";
+ reg = <0x0 0xfded0000 0x0 0x1000>;
+ clocks = <&cru CLK_EDP1_24M>, <&cru PCLK_EDP1>, <&cru CLK_EDP1_200M>;
+ clock-names = "dp", "pclk", "spdif";
+ interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH 0>;
+ phys = <&hdptxphy1>;
+ phy-names = "dp";
+ power-domains = <&power RK3588_PD_VO1>;
+ resets = <&cru SRST_EDP1_24M>, <&cru SRST_P_EDP1>;
+ reset-names = "dp", "apb";
+ rockchip,grf = <&vo1_grf>;
+ status = "disabled";
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ edp1_in: port@0 {
+ reg = <0>;
+ };
+
+ edp1_out: port@1 {
+ reg = <1>;
+ };
+ };
+ };
+
hdmi_receiver: hdmi_receiver@...e0000 {
compatible = "rockchip,rk3588-hdmirx-ctrler", "snps,dw-hdmi-rx";
reg = <0x0 0xfdee0000 0x0 0x6000>;
--
2.43.0
Powered by blists - more mailing lists