[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <b6736e74-7f90-437c-b44c-183a75401037@tuxon.dev>
Date: Sat, 26 Apr 2025 16:17:15 +0300
From: Claudiu Beznea <claudiu.beznea@...on.dev>
To: Ryan.Wanner@...rochip.com, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, nicolas.ferre@...rochip.com,
alexandre.belloni@...tlin.com, lee@...nel.org, sre@...nel.org,
p.zabel@...gutronix.de
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-pm@...r.kernel.org,
linux-rtc@...r.kernel.org
Subject: Re: [PATCH v5 09/11] ARM: dts: microchip: sama7d65: Add SRAM and DRAM
components support
Hi, Ryan,
On 15.04.2025 00:41, Ryan.Wanner@...rochip.com wrote:
> From: Ryan Wanner <Ryan.Wanner@...rochip.com>
>
> Add SRAM, secumod, UDDRC, and DDR3phy to enable support for low power modes.
>
> Signed-off-by: Ryan Wanner <Ryan.Wanner@...rochip.com>
> ---
> arch/arm/boot/dts/microchip/sama7d65.dtsi | 35 +++++++++++++++++++++++
> 1 file changed, 35 insertions(+)
>
> diff --git a/arch/arm/boot/dts/microchip/sama7d65.dtsi b/arch/arm/boot/dts/microchip/sama7d65.dtsi
> index b6710ccd4c36..8439c6a9e9f2 100644
> --- a/arch/arm/boot/dts/microchip/sama7d65.dtsi
> +++ b/arch/arm/boot/dts/microchip/sama7d65.dtsi
> @@ -47,6 +47,14 @@ slow_xtal: clock-slowxtal {
> };
> };
>
> + ns_sram: sram@...000 {
> + compatible = "mmio-sram";
> + reg = <0x100000 0x20000>;
> + ranges;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + };
> +
> soc {
> compatible = "simple-bus";
> ranges;
> @@ -58,6 +66,23 @@ sfrbu: sfr@...08000 {
> reg = <0xe0008000 0x20>;
> };
>
> + securam: sram@...00800 {
> + compatible = "microchip,sama7d65-securam", "atmel,sama5d2-securam", "mmio-sram";
> + reg = <0xe0000800 0x4000>;
> + ranges = <0 0xe0000800 0x4000>;
> + clocks = <&pmc PMC_TYPE_PERIPHERAL 17>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + no-memory-wc;
> + };
> +
> + secumod: security-module@...04000 {
> + compatible = "microchip,sama7d65-secumod", "atmel,sama5d2-secumod", "syscon";
> + reg = <0xe0004000 0x4000>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + };
> +
These should have be before sfrbu for keeping nodes soted by their address.
I'll adjust while applying.
Thank you,
Claudiu
Powered by blists - more mailing lists