[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250428-lovely-flawless-grasshopper-bacbfa@kuoka>
Date: Mon, 28 Apr 2025 09:14:09 +0200
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Bryan O'Donoghue <bryan.odonoghue@...aro.org>
Cc: Robert Foss <rfoss@...nel.org>, Todor Tomov <todor.too@...il.com>,
Mauro Carvalho Chehab <mchehab@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>,
dmitry.baryshkov@....qualcomm.com, loic.poulain@....qualcomm.com, vladimir.zapolskiy@...aro.org,
linux-arm-msm@...r.kernel.org, linux-media@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v3 1/2] dt-bindings: media: qcom,x1e80100-camss: Fixup
csiphy supply names
On Sat, Apr 26, 2025 at 11:52:48PM GMT, Bryan O'Donoghue wrote:
> Declare a CSIPHY regulator pair 0p8 and 1p2 for each CSIPHY.
>
> Name the inputs based on the voltage so as to have a consistent naming of
> these rails across SoCs and PCBs.
>
> There are no upstream users of this yaml definition yet so this change is
> safe to make.
>
> Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@...aro.org>
> ---
> .../bindings/media/qcom,x1e80100-camss.yaml | 52 +++++++++++++++++-----
> 1 file changed, 40 insertions(+), 12 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/media/qcom,x1e80100-camss.yaml b/Documentation/devicetree/bindings/media/qcom,x1e80100-camss.yaml
> index 113565cf2a991a8dcbc20889090e177e8bcadaac..dc7c1a9394c3b547f5e0885bf501ed42dfbeba88 100644
> --- a/Documentation/devicetree/bindings/media/qcom,x1e80100-camss.yaml
> +++ b/Documentation/devicetree/bindings/media/qcom,x1e80100-camss.yaml
> @@ -118,14 +118,6 @@ properties:
> - const: ife1
> - const: top
>
> - vdd-csiphy-0p8-supply:
> - description:
> - Phandle to a 0.8V regulator supply to a PHY.
> -
> - vdd-csiphy-1p2-supply:
> - description:
> - Phandle to 1.8V regulator supply to a PHY.
> -
> ports:
> $ref: /schemas/graph.yaml#/properties/ports
>
> @@ -157,6 +149,30 @@ properties:
> - clock-lanes
> - data-lanes
>
> + vdd-csiphy0-0p8-supply:
> + description: Phandle to a 0.8V regulator supply to csiphy0.
> +
> + vdd-csiphy0-1p2-supply:
> + description: Phandle to a 1.2V regulator supply to csiphy0.
Block has VDD_A_CSI_0_1_1P2 input, not separate one for CSI0 and CS1.
I don't get what is the benefit of this and commit msg does not help me
to understand such choice.
On IRC I clarified you could have less supplies in the binding than
number of actual pins, to make things simpler and more consistent, but
you did here reverse: more supplies which do not exist.
Best regards,
Krzysztof
Powered by blists - more mailing lists