[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250428113517.426987-1-shin.son@samsung.com>
Date: Mon, 28 Apr 2025 20:35:13 +0900
From: Shin Son <shin.son@...sung.com>
To: Krzysztof Kozlowski <krzk@...nel.org>, Sylwester Nawrocki
<s.nawrocki@...sung.com>, Chanwoo Choi <cw00.choi@...sung.com>, Alim Akhtar
<alim.akhtar@...sung.com>, Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>, Conor Dooley
<conor+dt@...nel.org>, Sunyeal Hong <sunyeal.hong@...sung.com>
Cc: Shin Son <shin.son@...sung.com>, linux-samsung-soc@...r.kernel.org,
linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: [PATCH v2 0/4] Fix CPUCL0 add CPUCL1/2 clock support for exynosauto
v920 SoC
This patchset fixes the incorrect CLKS_NR_CPUCL0 definition and
adds the CMU_CPUCL1 and CMU_CPUCL2 block to support exynosauto v920 SoC.
Changes in v2:
- Separate the fix into its own patch
- Remove the extra blank line
Shin Son (4):
dt-bindings: clock: exynosautov920: add cpucl1/2 clock definitions
clk: samsung: exynosautov920: add cpucl1/2 clock support
clk: samsung: exynosautov920: Fix incorrect CLKS_NR_CPUCL0 definition
arm64: dts: exynosautov920: add cpucl1/2 clock DT nodes
.../clock/samsung,exynosautov920-clock.yaml | 44 ++++
.../arm64/boot/dts/exynos/exynosautov920.dtsi | 26 +++
drivers/clk/samsung/clk-exynosautov920.c | 208 +++++++++++++++++-
.../clock/samsung,exynosautov920.h | 32 +++
4 files changed, 309 insertions(+), 1 deletion(-)
--
2.49.0
Powered by blists - more mailing lists