[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250428130519.GF551819@e132581.arm.com>
Date: Mon, 28 Apr 2025 14:05:19 +0100
From: Leo Yan <leo.yan@....com>
To: Mike Leach <mike.leach@...aro.org>
Cc: Yabin Cui <yabinc@...gle.com>,
Anshuman Khandual <anshuman.khandual@....com>,
Suzuki K Poulose <suzuki.poulose@....com>,
James Clark <james.clark@...aro.org>,
Jie Gan <quic_jiegan@...cinc.com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
coresight@...ts.linaro.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] coresight: trbe: Save/restore state across CPU low power
state
On Mon, Apr 28, 2025 at 01:55:29PM +0100, Mike Leach wrote:
[...]
> > > The TRBE PM can follow the model of the ETE / ETMv4 and save and
> > > restore if currently in use.
> >
> > If TRBE PM is registered as a seperate PM notifier, a prominent issue is
> > it cannot promise the depedency between ETE and TRBE when execute CPU
> > power management. E.g., when entering CPU idle states, ETE should be
> > disabled prior to switch off TRBE, otherwise, it might cause lockup
> > issue in hardware. If ETE and TRBE register PM notifier separately,
> > we cannot ensure the sequence between ETE and TRBE, this is why we need
> > to do the operations based on CoreSight paths.
> >
>
> I believe that the architecture requires that if the disabled TRBE
> cannot receive trace then the ETE should regard the trace as having
> been output (A1.4 ETE spec). Incorrect sequencing should only result
> in missing trace, not a core lockup - unless the implementation is not
> compliant.
Thanks for clarification, Mike.
I would prefer to stick with the CoreSight path approach, as this will
help us to resolve the issue in a general way - not just for ETE / TRBE
case, this would be applicable for other types of links and sinks.
Thanks,
Leo
Powered by blists - more mailing lists