lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <011681f1-a327-44de-b5d0-5230303f7540@foss.st.com>
Date: Wed, 30 Apr 2025 08:39:46 +0200
From: Alexandre TORGUE <alexandre.torgue@...s.st.com>
To: Ben Wolsieffer <ben.wolsieffer@...ring.com>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-stm32@...md-mailman.stormreply.com>,
        <linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>
CC: Maxime Coquelin <mcoquelin.stm32@...il.com>,
        Conor Dooley
	<conor+dt@...nel.org>,
        Krzysztof Kozlowski <krzk+dt@...nel.org>,
        Rob Herring
	<robh@...nel.org>
Subject: Re: [PATCH] ARM: dts: stm32: add low power timer on STM32F746

Hi Ben

On 4/4/25 16:35, Ben Wolsieffer wrote:
> Add device tree node for the low power timer on the STM32F746.
> 
> Signed-off-by: Ben Wolsieffer <ben.wolsieffer@...ring.com>
> ---
>   arch/arm/boot/dts/st/stm32f746.dtsi | 34 +++++++++++++++++++++++++++++
>   1 file changed, 34 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm32f746.dtsi
> index 2537b3d47e6f..208f8c6dfc9d 100644
> --- a/arch/arm/boot/dts/st/stm32f746.dtsi
> +++ b/arch/arm/boot/dts/st/stm32f746.dtsi
> @@ -43,6 +43,7 @@
>   #include "../armv7-m.dtsi"
>   #include <dt-bindings/clock/stm32fx-clock.h>
>   #include <dt-bindings/mfd/stm32f7-rcc.h>
> +#include <dt-bindings/interrupt-controller/irq.h>
>   
>   / {
>   	#address-cells = <1>;
> @@ -245,6 +246,39 @@ pwm {
>   			};
>   		};
>   
> +		lptimer1: timer@...02400 {
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +			compatible = "st,stm32-lptimer";
> +			reg = <0x40002400 0x400>;
> +			interrupts-extended = <&exti 23 IRQ_TYPE_EDGE_RISING>;
> +			clocks = <&rcc 1 CLK_LPTIMER>;
> +			clock-names = "mux";
> +			status = "disabled";
> +
> +			pwm {
> +				compatible = "st,stm32-pwm-lp";
> +				#pwm-cells = <3>;
> +				status = "disabled";
> +			};
> +
> +			trigger@0 {
> +				compatible = "st,stm32-lptimer-trigger";
> +				reg = <0>;
> +				status = "disabled";
> +			};
> +
> +			counter {
> +				compatible = "st,stm32-lptimer-counter";
> +				status = "disabled";
> +			};
> +
> +			timer {
> +				compatible = "st,stm32-lptimer-timer";
> +				status = "disabled";
> +			};
> +		};
> +
>   		rtc: rtc@...02800 {
>   			compatible = "st,stm32-rtc";
>   			reg = <0x40002800 0x400>;

Applied on stm32-next.

Thanks
Alex

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ