[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250502161300.1411-1-alireza.sanaee@huawei.com>
Date: Fri, 2 May 2025 17:12:54 +0100
From: Alireza Sanaee <alireza.sanaee@...wei.com>
To: <devicetree@...r.kernel.org>
CC: <robh@...nel.org>, <jonathan.cameron@...wei.com>,
<linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
<linuxarm@...wei.com>, <mark.rutland@....com>,
<shameerali.kolothum.thodi@...wei.com>
Subject: [PATCH v2 0/6] DT: Enable sharing resources for SMT threads
This patchset allows for sharing resources between SMT threads in the
device tree (DT).
WHY? Given the current use of the DT, it is not possible to share L1
caches, as well as other resources such as clock among SMT threads.
However, DT spec in section Section 3.8.1 [1], describes how SMT threads
can be described in the reg array, this is how PowerPC describes SMT
threads in DT.
CHALLENGE: Given discussions with the community [2], it was apparent
that it is not straightforward to implement this, since cpu-maps must
point to a particular CPU node in DT [3], Section 2.1. However, it is
not only the cpu-map but also there other nodes that point to cpu nodes
which indeed need care and changes.
SOLUTION: This led to more discussions on what the solution should look
like and based on recent conversations we ended up with the following
approach [4].
core0 {
thread0 {
cpu = <&cpu0 0>;
};
thread1 {
cpu = <&cpu0 1>;
};
};
In this layout, first parameter is the phandle to cpu-node and second
index would be the local-thread index in the reg array available in the
cpu-node reg property.
[1] https://github.com/devicetree-org/devicetree-specification/releases/download/v0.4/devicetree-specification-v0.4.pdf
[2] https://lore.kernel.org/linux-arm-kernel/Z4FJZPRg75YIUR2l@J2N7QTR9R3/
[3] https://www.kernel.org/doc/Documentation/devicetree/bindings/cpu/cpu-topology.txt
[4] https://lore.kernel.org/devicetree-spec/CAL_JsqK1yqRLD9B+G7UUp=D8K++mXHq0Rmv=1i6DL_jXyZwXAw@mail.gmail.com/
PRIOR VERSIONs:
[V1] https://lore.kernel.org/all/20250422084340.457-1-alireza.sanaee@huawei.com/
CHANGE LOG:
V1 -> V2:
* Address Rob's comments.
** Re-order patches.
** Fix bugs.
* Remove #cpu-cells property
Alireza Sanaee (6):
of: add infra for finding CPU id from phandle
arch_topology: update CPU map to use the new API
coresight: cti: Use of_cpu_phandle_to_id for grabbing CPU id
coresight: Use of_cpu_phandle_to_id for grabbing CPU id
arm64: of: handle multiple threads in ARM cpu node
of: of_cpu_phandle_to_id to support SMT threads
arch/arm64/kernel/smp.c | 74 ++++++++++---------
drivers/base/arch_topology.c | 12 +--
.../coresight/coresight-cti-platform.c | 15 +---
.../hwtracing/coresight/coresight-platform.c | 14 +---
drivers/of/cpu.c | 51 +++++++++++++
include/linux/of.h | 8 ++
6 files changed, 111 insertions(+), 63 deletions(-)
--
2.34.1
Powered by blists - more mailing lists