linux-kernel - Re: [PATCH v3 04/13] dt-bindings: x86: Add CPU bindings for x86

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <174630439938.1202156.1298422301463941407.robh@kernel.org>
Date: Sat, 03 May 2025 15:33:19 -0500
From: "Rob Herring (Arm)" <robh@...nel.org>
To: Ricardo Neri <ricardo.neri-calderon@...ux.intel.com>
Cc: devicetree@...r.kernel.org, linux-hyperv@...r.kernel.org, 
 Ricardo Neri <ricardo.neri@...el.com>, 
 "Ravi V. Shankar" <ravi.v.shankar@...el.com>, Wei Liu <wei.liu@...nel.org>, 
 linux-acpi@...r.kernel.org, Krzysztof Kozlowski <krzk+dt@...nel.org>, 
 Dexuan Cui <decui@...rosoft.com>, linux-kernel@...r.kernel.org, 
 x86@...nel.org, "K. Y. Srinivasan" <kys@...rosoft.com>, 
 Conor Dooley <conor+dt@...nel.org>, 
 Saurabh Sengar <ssengar@...ux.microsoft.com>, Chris Oo <cho@...rosoft.com>, 
 "Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>, 
 Haiyang Zhang <haiyangz@...rosoft.com>, 
 Michael Kelley <mhklinux@...look.com>
Subject: Re: [PATCH v3 04/13] dt-bindings: x86: Add CPU bindings for x86

On Sat, 03 May 2025 12:15:06 -0700, Ricardo Neri wrote:
> Add bindings for CPUs in x86 architecture. Start by defining the `reg` and
> `enable-method` properties and their relationship to x86 APIC ID and the
> available mechanisms to boot secondary CPUs.
> 
> Start defining bindings for Intel processors. Bindings for other vendors
> can be added later as needed.
> 
> Signed-off-by: Ricardo Neri <ricardo.neri-calderon@...ux.intel.com>
> ---
>  .../devicetree/bindings/x86/cpus.yaml         | 80 +++++++++++++++++++
>  1 file changed, 80 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/x86/cpus.yaml
> 

My bot found errors running 'make dt_binding_check' on your patch:

yamllint warnings/errors:

dtschema/dtc warnings/errors:
/builds/robherring/dt-review-ci/linux/Documentation/devicetree/bindings/x86/cpus.example.dtb: cpus: cpu@0: 'cache-level' is a required property
	from schema $id: http://devicetree.org/schemas/cpus.yaml#

doc reference errors (make refcheckdocs):

See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/20250503191515.24041-5-ricardo.neri-calderon@linux.intel.com

The base for the series is generally the latest rc1. A different dependency
should be noted in *this* patch.

If you already ran 'make dt_binding_check' and didn't see the above
error(s), then make sure 'yamllint' is installed and dt-schema is up to
date:

pip3 install dtschema --upgrade

Please check and re-submit after running the above command yourself. Note
that DT_SCHEMA_FILES can be set to your schema file to speed up checking
your schema. However, it must be unset to test all examples with your schema.