[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250506122222.3345040-1-va@nvidia.com>
Date: Tue, 6 May 2025 12:22:20 +0000
From: Vishwaroop A <va@...dia.com>
To: <thierry.reding@...il.com>, <jonathanh@...dia.com>,
<skomatineni@...dia.com>, <ldewangan@...dia.com>, <broonie@...nel.org>,
<linux-spi@...r.kernel.org>, <linux-tegra@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <kyarlagadda@...dia.com>,
<smangipudi@...dia.com>
CC: <va@...dia.com>
Subject: [PATCH 1/3] spi: tegra210-quad: Add iommus property to DT bindings
The Tegra210 Quad SPI controller uses internal DMA engines to
efficiently transfer data between system memory and the SPI bus.
On platforms with an IOMMU, such as Tegra234, DMA transactions
must be properly mapped and protected to ensure system security
and functional correctness.
This patch adds the iommus property to the device tree binding.
This property is required to associate the SPI controller with
the system IOMMU, specifying the correct stream ID for address
translation and access protection.
Signed-off-by: Vishwaroop A <va@...dia.com>
---
.../devicetree/bindings/spi/nvidia,tegra210-quad.yaml | 3 +++
1 file changed, 3 insertions(+)
diff --git a/Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml b/Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml
index 48e97e240265..522efbe62010 100644
--- a/Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml
+++ b/Documentation/devicetree/bindings/spi/nvidia,tegra210-quad.yaml
@@ -47,6 +47,9 @@ properties:
- const: rx
- const: tx
+ iommus:
+ maxItems: 1
+
patternProperties:
"@[0-9a-f]+$":
type: object
--
2.17.1
Powered by blists - more mailing lists