[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250507031559.4085159-1-quic_ziyuzhan@quicinc.com>
Date: Wed, 7 May 2025 11:15:54 +0800
From: Ziyue Zhang <quic_ziyuzhan@...cinc.com>
To: vkoul@...nel.org, kishon@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, dmitry.baryshkov@...aro.org,
neil.armstrong@...aro.org, abel.vesa@...aro.org,
manivannan.sadhasivam@...aro.org, lpieralisi@...nel.org, kw@...ux.com,
bhelgaas@...gle.com, andersson@...nel.org, konradybcio@...nel.org
Cc: linux-phy@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
linux-pci@...r.kernel.org, quic_qianyu@...cinc.com,
quic_krichai@...cinc.com, quic_vbadigan@...cinc.com,
Ziyue Zhang <quic_ziyuzhan@...cinc.com>
Subject: [PATCH v4 0/5] pci: qcom: Add QCS615 PCIe support
This series adds document, phy, configs support for PCIe in QCS615.
Signed-off-by: Krishna chaitanya chundru <quic_krichai@...cinc.com>
Signed-off-by: Ziyue Zhang <quic_ziyuzhan@...cinc.com>
---
Have following changes:
- Add a new Document the QCS615 PCIe Controller
- Add configurations in devicetree for PCIe, including registers, clocks, interrupts and phy setting sequence.
- Add configurations in devicetree for PCIe, platform related gpios, PMIC regulators, etc.
Changes in v4:
- Fixed compile error found by kernel test robot(Krzysztof)
- Update DT format (Konrad & Krzysztof)
- Remove QCS8550 compatible use QCS615 compatible only (Konrad)
- Update phy dt bindings to fix the dtb check errors.
- Link to v3: https://lore.kernel.org/all/20250310065613.151598-1-quic_ziyuzhan@quicinc.com/
Changes in v3:
- Update qcs615 dt-bindings to fit the qcom-soc.yaml (Krzysztof & Dmitry)
- Removed the driver patch and using fallback method (Mani)
- Update DT format, keep it same with the x1e801000.dtsi (Konrad)
- Update DT commit message (Bojor)
- Link to v2: https://lore.kernel.org/all/20241122023314.1616353-1-quic_ziyuzhan@quicinc.com/
Changes in v2:
- Update commit message for qcs615 phy
- Update qcs615 phy, using lowercase hex
- Removed redundant function
- split the soc dtsi and the platform dts into two changes
- Link to v1: https://lore.kernel.org/all/20241118082619.177201-1-quic_ziyuzhan@quicinc.com/
Krishna chaitanya chundru (3):
dt-bindings: PCI: qcom: Document the QCS615 PCIe Controller
arm64: dts: qcom: qcs615: enable pcie
arm64: dts: qcom: qcs615-ride: Enable PCIe interface
Ziyue Zhang (2):
dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Update pcie phy bindings
for QCS615
PCI: qcom: Add support for QCS615 SoC
.../bindings/pci/qcom,qcs615-pcie.yaml | 165 ++++++++++++++++++
.../phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 2 +-
arch/arm64/boot/dts/qcom/qcs615-ride.dts | 42 +++++
arch/arm64/boot/dts/qcom/qcs615.dtsi | 146 ++++++++++++++++
drivers/pci/controller/dwc/pcie-qcom.c | 1 +
5 files changed, 355 insertions(+), 1 deletion(-)
create mode 100644 Documentation/devicetree/bindings/pci/qcom,qcs615-pcie.yaml
base-commit: 8fd51b270d58f8b05aa58841ec38c8a6b4ab09ca
--
2.34.1
Powered by blists - more mailing lists