lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <aB9OYP5ETtu-J9yA@gondor.apana.org.au> Date: Sat, 10 May 2025 21:02:24 +0800 From: Herbert Xu <herbert@...dor.apana.org.au> To: Corentin Labbe <clabbe.montjoie@...il.com> Cc: Klaus Kudielka <klaus.kudielka@...il.com>, regressions@...ts.linux.dev, linux-kernel@...r.kernel.org, Linux Crypto Mailing List <linux-crypto@...r.kernel.org>, Boris Brezillon <bbrezillon@...nel.org>, EBALARD Arnaud <Arnaud.Ebalard@....gouv.fr>, Romain Perier <romain.perier@...il.com> Subject: Re: [PATCH] crypto: marvell/cesa - Avoid empty transfer descriptor On Sat, May 10, 2025 at 01:14:22PM +0200, Corentin Labbe wrote: > > I have tried all your cumulated patchs and got: http://kernel.montjoie.ovh/478197.log Please try this patch. Thanks, -- Email: Herbert Xu <herbert@...dor.apana.org.au> Home Page: http://gondor.apana.org.au/~herbert/ PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt -- diff --git a/drivers/crypto/marvell/cesa/tdma.c b/drivers/crypto/marvell/cesa/tdma.c index 9b5fd957dde2..12169d5d22f7 100644 --- a/drivers/crypto/marvell/cesa/tdma.c +++ b/drivers/crypto/marvell/cesa/tdma.c @@ -50,6 +50,8 @@ void mv_cesa_dma_step(struct mv_cesa_req *dreq) writel_relaxed(0, engine->regs + CESA_SA_CFG); mv_cesa_set_int_mask(engine, CESA_SA_INT_ACC0_IDMA_DONE); + writel_relaxed(dreq->chain.first->cur_dma, + engine->regs + CESA_TDMA_NEXT_ADDR); writel_relaxed(CESA_TDMA_DST_BURST_128B | CESA_TDMA_SRC_BURST_128B | CESA_TDMA_NO_BYTE_SWAP | CESA_TDMA_EN, engine->regs + CESA_TDMA_CONTROL); @@ -57,8 +59,6 @@ void mv_cesa_dma_step(struct mv_cesa_req *dreq) writel_relaxed(CESA_SA_CFG_ACT_CH0_IDMA | CESA_SA_CFG_MULTI_PKT | CESA_SA_CFG_CH0_W_IDMA | CESA_SA_CFG_PARA_DIS, engine->regs + CESA_SA_CFG); - writel_relaxed(dreq->chain.first->cur_dma, - engine->regs + CESA_TDMA_NEXT_ADDR); WARN_ON(readl(engine->regs + CESA_SA_CMD) & CESA_SA_CMD_EN_CESA_SA_ACCL0); writel(CESA_SA_CMD_EN_CESA_SA_ACCL0, engine->regs + CESA_SA_CMD);
Powered by blists - more mailing lists