[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <174708642737.3671.6493388672703045310.b4-ty@kernel.org>
Date: Mon, 12 May 2025 22:48:51 +0100
From: Bjorn Andersson <andersson@...nel.org>
To: Konrad Dybcio <konradybcio@...nel.org>,
Conor Dooley <conor@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Satya Durga Srinivasu Prabhala <quic_satyap@...cinc.com>,
Trilok Soni <quic_tsoni@...cinc.com>,
Melody Olvera <melody.olvera@....qualcomm.com>
Cc: linux-arm-msm@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Conor Dooley <conor.dooley@...rochip.com>,
Konrad Dybcio <konrad.dybcio@....qualcomm.com>
Subject: Re: (subset) [PATCH v5 0/4] Introduce LLCC v6 used on the SM8750 SoCs
On Mon, 12 May 2025 13:54:40 -0700, Melody Olvera wrote:
> Add documentation and functionality for LLCC v6 used on
> the SM8750 SoCs. LLCC v6 rearranges several registers and offsets
> and supports slice IDs over 31, so new functionality is necessary
> to program and use LLCC v6.
>
Applied, thanks!
[1/4] dt-bindings: cache: qcom,llcc: Document SM8750 LLCC block
commit: 33f7187efd3b5f9e03d50e8209d86a08d215d413
[2/4] soc: qcom: llcc-qcom: Add support for LLCC V6
commit: 9186a0f3e4f2ebdd3e5ef1d87cef0418101a47dc
[3/4] soc: qcom: llcc-qcom: Add support for SM8750
commit: 2c04e58e30ce858cc2be531298312c67c7d55fc3
Best regards,
--
Bjorn Andersson <andersson@...nel.org>
Powered by blists - more mailing lists