[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250513215934.933807-6-jm@ti.com>
Date: Tue, 13 May 2025 16:59:32 -0500
From: Judith Mendez <jm@...com>
To: Judith Mendez <jm@...com>,
Greg Kroah-Hartman
<gregkh@...uxfoundation.org>,
Jiri Slaby <jirislaby@...nel.org>
CC: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Nishanth Menon <nm@...com>,
Santosh
Shilimkar <ssantosh@...nel.org>,
Vignesh Raghavendra <vigneshr@...com>,
Tero
Kristo <kristo@...nel.org>, Bin Liu <b-liu@...com>,
Andy Shevchenko
<andriy.shevchenko@...ux.intel.com>,
Andrew Davis <afd@...com>, <linux-kernel@...r.kernel.org>,
<linux-serial@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>
Subject: [PATCH 5/7] DONOTMERGE: arm64: dts: ti: k3-am642-sk: Enable PRU UART
There is one PRU UART module in each ICSSG for am64 SoC.
UART RX/TX signals for PRU UART in ICSSG0 can be routed from/to the
PRU Connector J10 (pins 45/44) on am64x SK, so enable icssg0_uart by
default and add pinmux node.
Signed-off-by: Judith Mendez <jm@...com>
---
arch/arm64/boot/dts/ti/k3-am642-sk.dts | 16 ++++++++++++++++
1 file changed, 16 insertions(+)
diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/ti/k3-am642-sk.dts
index 1deaa0be0085..9065fc8a7569 100644
--- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts
+++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts
@@ -25,6 +25,7 @@ aliases {
serial0 = &mcu_uart0;
serial1 = &main_uart1;
serial2 = &main_uart0;
+ serial3 = &icssg0_uart;
i2c0 = &main_i2c0;
i2c1 = &main_i2c1;
mmc0 = &sdhci0;
@@ -284,6 +285,15 @@ AM64X_IOPAD(0x0244, PIN_OUTPUT, 0) /* (E14) UART1_TXD */
>;
};
+ icssg0_uart_pins_default: icssg0-uart-default-pins {
+ pinctrl-single,pins = <
+ AM64X_IOPAD(0x0184, PIN_INPUT, 2) /* (W6) PRG0_PRU0_GPO9.PRG0_UART0_CTSn */
+ AM64X_IOPAD(0x0188, PIN_OUTPUT, 2) /* (AA5) PRG0_PRU0_GPO10.PRG0_UART0_RTSn */
+ AM64X_IOPAD(0x01d4, PIN_INPUT, 2) /* (Y5) PRG0_PRU1_GPO9.PRG0_UART0_RXD */
+ AM64X_IOPAD(0x01d8, PIN_OUTPUT, 2) /* (V6) PRG0_PRU1_GPO10.PRG0_UART0_TXD */
+ >;
+ };
+
main_usb0_pins_default: main-usb0-default-pins {
bootph-all;
pinctrl-single,pins = <
@@ -413,6 +423,12 @@ &main_uart1 {
pinctrl-0 = <&main_uart1_pins_default>;
};
+&icssg0_uart {
+ pinctrl-names = "default";
+ pinctrl-0 = <&icssg0_uart_pins_default>;
+ status = "okay";
+};
+
&main_i2c0 {
bootph-all;
status = "okay";
--
2.49.0
Powered by blists - more mailing lists