[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250514-riscv-time-mmio-v4-0-cb0cf2922d66@htecgroup.com>
Date: Wed, 14 May 2025 10:51:49 +0200
From: Aleksa Paunovic via B4 Relay <devnull+aleksa.paunovic.htecgroup.com@...nel.org>
To: Daniel Lezcano <daniel.lezcano@...aro.org>,
Thomas Gleixner <tglx@...utronix.de>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>
Cc: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org,
Djordje Todorovic <djordje.todorovic@...cgroup.com>,
Aleksa Paunovic <aleksa.paunovic@...cgroup.com>
Subject: [PATCH v4 0/2] Use GCR.U timer device as clocksource
This series adds bindings for the GCR.U timer device and corresponding
driver support. Accessing the memory mapped mtime register in the GCR.U
region should be faster than trapping to M mode each time the timer
needs to be read.
Changes in v4:
- Remove "select" from mti,gcru.yaml.
- Refactor the driver to use function pointers instead of static keys.
Previous versions:
v1: https://lore.kernel.org/lkml/20241227150056.191794-1-arikalo@gmail.com/#t
v2: https://lore.kernel.org/linux-riscv/20250409143816.15802-1-aleksa.paunovic@htecgroup.com/
v3: https://lore.kernel.org/linux-riscv/DU0PR09MB61968695A2A3146EE83B7708F6BA2@DU0PR09MB6196.eurprd09.prod.outlook.com/
Signed-off-by: Aleksa Paunovic <aleksa.paunovic@...cgroup.com>
---
Aleksa Paunovic (2):
dt-bindings: timer: mti,gcru
Allow for riscv-clock to pick up mmio address.
.../devicetree/bindings/timer/mti,gcru.yaml | 38 ++++++++++++++
arch/riscv/include/asm/timex.h | 48 ++++++-----------
drivers/clocksource/Kconfig | 12 +++++
drivers/clocksource/timer-riscv.c | 61 ++++++++++++++++++++++
4 files changed, 126 insertions(+), 33 deletions(-)
---
base-commit: 9c32cda43eb78f78c73aee4aa344b777714e259b
change-id: 20250424-riscv-time-mmio-5628e0fca8af
Best regards,
--
Aleksa Paunovic <aleksa.paunovic@...cgroup.com>
Powered by blists - more mailing lists