[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250515-wmt-dts-updates-v2-0-246937484cc8@gmail.com>
Date: Thu, 15 May 2025 22:38:39 +0300
From: Alexey Charkov <alchark@...il.com>
To: Krzysztof Kozlowski <krzk@...nel.org>, Rob Herring <robh@...nel.org>,
Conor Dooley <conor+dt@...nel.org>
Cc: linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, Alexey Charkov <alchark@...il.com>
Subject: [PATCH v2 0/5] ARM: dts: vt8500: Minor fixups and L2 cache on
WM8850
Small fixups for VT8500 related device trees to improve correctness in
light of current guidelines.
While at that, also include a DT node for the PL310 cache controller
present in WM8850/WM8950.
Signed-off-by: Alexey Charkov <alchark@...il.com>
---
Alexey Charkov (5):
ARM: dts: vt8500: Add node address and reg in CPU nodes
ARM: dts: vt8500: Move memory nodes to board dts and fix addr/size
ARM: dts: vt8500: Use generic node name for the SD/MMC controller
ARM: dts: vt8500: Fix the unit address of the VT8500 LCD controller
ARM: dts: vt8500: Add L2 cache controller on WM8850/WM8950
arch/arm/boot/dts/vt8500/vt8500-bv07.dts | 5 +++++
arch/arm/boot/dts/vt8500/vt8500.dtsi | 12 ++++--------
arch/arm/boot/dts/vt8500/wm8505-ref.dts | 5 +++++
arch/arm/boot/dts/vt8500/wm8505.dtsi | 12 ++++--------
arch/arm/boot/dts/vt8500/wm8650-mid.dts | 5 +++++
arch/arm/boot/dts/vt8500/wm8650.dtsi | 12 ++++--------
arch/arm/boot/dts/vt8500/wm8750-apc8750.dts | 5 +++++
arch/arm/boot/dts/vt8500/wm8750.dtsi | 12 ++++--------
arch/arm/boot/dts/vt8500/wm8850-w70v2.dts | 5 +++++
arch/arm/boot/dts/vt8500/wm8850.dtsi | 21 +++++++++++++++------
10 files changed, 56 insertions(+), 38 deletions(-)
---
base-commit: 484803582c77061b470ac64a634f25f89715be3f
change-id: 20250425-wmt-dts-updates-e457813cecfb
Best regards,
--
Alexey Charkov <alchark@...il.com>
Powered by blists - more mailing lists