linux-kernel - [PATCH v1 1/2] dt-bindings: sata: eswin: Document for EIC7700 SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20250515085723.1706-1-hehuan1@eswincomputing.com>
Date: Thu, 15 May 2025 16:57:23 +0800
From: hehuan1@...incomputing.com
To: dlemoal@...nel.org,
	cassel@...nel.org,
	robh@...nel.org,
	krzk+dt@...nel.org,
	conor+dt@...nel.org,
	linux-ide@...r.kernel.org,
	devicetree@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	p.zabel@...gutronix.de
Cc: ningyu@...incomputing.com,
	linmin@...incomputing.com,
	luyulin@...incomputing.com,
	Huan He <hehuan1@...incomputing.com>
Subject: [PATCH v1 1/2] dt-bindings: sata: eswin: Document for EIC7700 SoC

From: Huan He <hehuan1@...incomputing.com>

Add eic7700 AHCI SATA controller device with single port support.
For the eic7700 SATA registers, it supports AHCI standard interface,
interrupt modes (INTx/MSI/PME), APB reset control,
and HSP_SP_CSR register configuration.

Co-developed-by: Yulin Lu <luyulin@...incomputing.com>
Signed-off-by: Yulin Lu <luyulin@...incomputing.com>
Signed-off-by: Huan He <hehuan1@...incomputing.com>
---
 .../bindings/ata/eswin,eic7700-sata.yaml      | 80 +++++++++++++++++++
 1 file changed, 80 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/ata/eswin,eic7700-sata.yaml

diff --git a/Documentation/devicetree/bindings/ata/eswin,eic7700-sata.yaml b/Documentation/devicetree/bindings/ata/eswin,eic7700-sata.yaml
new file mode 100644
index 000000000000..71e1b865ed2a
--- /dev/null
+++ b/Documentation/devicetree/bindings/ata/eswin,eic7700-sata.yaml
@@ -0,0 +1,80 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/ata/eswin,eic7700-sata.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Eswin EIC7700 SoC SATA Controller
+
+maintainers:
+  - Yulin Lu <luyulin@...incomputing.com>
+  - Huan He <hehuan1@...incomputing.com>
+
+description: |
+  This binding describes the SATA controller integrated in the Eswin EIC7700 SoC.
+  The controller is compatible with the AHCI (Advanced Host Controller Interface)
+  specification and supports up to 1 port.
+
+properties:
+  compatible:
+    const: eswin,eic7700-ahci
+
+  reg:
+    maxItems: 1
+    description: Address range of the SATA registers
+
+  interrupt-names:
+    items:
+      - const: intrq
+      - const: msi
+      - const: pme
+
+  interrupts:
+    maxItems: 3
+    description: The SATA interrupt numbers
+
+  ports-implemented:
+    maximum: 0x1
+
+  resets:
+    maxItems: 1
+    description: resets to be used by the controller.
+
+  reset-names:
+    const: apb
+
+  '#address-cells':
+    const: 2
+
+  '#size-cells':
+    const: 2
+
+  eswin,hsp_sp_csr:
+    $ref: /schemas/types.yaml#/definitions/phandle-array
+    description: hsp_sp_csr regs to be used by the controller.
+
+required:
+  - compatible
+  - reg
+  - interrupt-names
+  - interrupts
+  - resets
+  - reset-names
+  - eswin,hsp_sp_csr
+
+additionalProperties: false
+
+examples:
+  - |
+    sata: sata@...20000 {
+      compatible = "eswin,eic7700-ahci";
+      reg = <0x50420000 0x10000>;
+      interrupt-parent = <&plic>;
+      interrupt-names = "intrq", "msi", "pme";
+      interrupts = <58>, <59>, <60>;
+      ports-implemented = <0x1>;
+      resets = <&reset 7 (1 << 27)>;
+      reset-names = "apb";
+      #size-cells = <2>;
+      eswin,hsp_sp_csr = <&hsp_sp_csr 0x1050>;
+    };
-- 
2.25.1