[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <aCiI4lcWIe6GYW4_@gmail.com>
Date: Sat, 17 May 2025 15:02:26 +0200
From: Ingo Molnar <mingo@...nel.org>
To: Vince Weaver <vincent.weaver@...ne.edu>
Cc: linux-kernel@...r.kernel.org, linux-tip-commits@...r.kernel.org,
Sandipan Das <sandipan.das@....com>,
Peter Zijlstra <peterz@...radead.org>,
linux-perf-users@...r.kernel.org, x86@...nel.org
Subject: Re: [tip: perf/urgent] perf/x86/amd/core: Fix Family 17h+
instruction cache events
* Vince Weaver <vincent.weaver@...ne.edu> wrote:
> On Fri, 16 May 2025, tip-bot2 for Sandipan Das wrote:
>
> > The following commit has been merged into the perf/urgent branch of tip:
> >
>
> > perf/x86/amd/core: Fix Family 17h+ instruction cache events
> >
> > PMCx080 and PMCx081 report incorrect IC accesses and misses respectively
> > for all Family 17h and later processors. PMCx060 unit mask 0x10 replaces
> > PMCx081 for counting IC misses but there is no suitable replacement for
> > counting IC accesses.
>
> can you link to the errata document that describes this problem as well as
> maybe give a rundown of how and why this breaks?
I've delayed this patch until these details are cleared up.
Thanks,
Ingo
Powered by blists - more mailing lists