lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250519130859.3389704-2-giometti@enneenne.com>
Date: Mon, 19 May 2025 13:08:58 +0000
From: Rodolfo Giometti <giometti@...eenne.com>
To: linux-kernel@...r.kernel.org
Cc: Maxime Coquelin <mcoquelin.stm32@...il.com>,
	Alexandre Torgue <alexandre.torgue@...s.st.com>,
	Eric Fourmont <eric.fourmont-ext@...com>,
	Yann GAUTIER <yann.gautier@...s.st.com>,
	Rodolfo Giometti <giometti@...eenne.com>
Subject: [V1 1/2] arm stm32mp131.dtsi: add "encoding_mode" nvmem definition

This patch adds the definition for the nvmem location "encoding_mode"
related to the "cpu0" node.

Signed-off-by: Rodolfo Giometti <giometti@...eenne.com>
---
 arch/arm/boot/dts/st/stm32mp131.dtsi | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/arm/boot/dts/st/stm32mp131.dtsi b/arch/arm/boot/dts/st/stm32mp131.dtsi
index e555717c0048..52bf497e26bb 100644
--- a/arch/arm/boot/dts/st/stm32mp131.dtsi
+++ b/arch/arm/boot/dts/st/stm32mp131.dtsi
@@ -24,6 +24,9 @@ cpu0: cpu@0 {
 			clocks = <&scmi_perf 0>;
 			clock-names = "cpu";
 			#cooling-cells = <2>;
+
+			nvmem-cells = <&encoding_mode_otp>;
+			nvmem-cell-names = "encoding_mode";
 		};
 	};
 
@@ -1167,6 +1170,10 @@ part_number_otp: part-number-otp@4 {
 				reg = <0x4 0x2>;
 				bits = <0 12>;
 			};
+			encoding_mode_otp: encoding-mode-otp@4 {
+				reg = <0x0 0x1>;
+				bits = <0 9>;
+			};
 			vrefint: vrefin-cal@52 {
 				reg = <0x52 0x2>;
 			};
-- 
2.25.1


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ