[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <86f5b662-db35-4a2b-83bf-841977d183dd@linaro.org>
Date: Thu, 22 May 2025 09:23:21 +0200
From: neil.armstrong@...aro.org
To: Dmitry Baryshkov <dmitry.baryshkov@....qualcomm.com>,
Rob Clark <robdclark@...il.com>, Abhinav Kumar <quic_abhinavk@...cinc.com>,
Dmitry Baryshkov <lumag@...nel.org>, Sean Paul <sean@...rly.run>,
Marijn Suijten <marijn.suijten@...ainline.org>,
David Airlie <airlied@...il.com>, Simona Vetter <simona@...ll.ch>,
Vinod Koul <vkoul@...nel.org>, Kishon Vijay Abraham I <kishon@...nel.org>
Cc: linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
dri-devel@...ts.freedesktop.org, freedreno@...ts.freedesktop.org,
linux-phy@...ts.infradead.org, Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
Subject: Re: [PATCH v4 3/5] phy: qcom-uniphy: add more registers from display
PHYs
On 20/05/2025 22:44, Dmitry Baryshkov wrote:
> From: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
>
> Import register definitions from 28nm DSI and HDMI PHYs, adding more UNI
> PHY registers.
>
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@....qualcomm.com>
> ---
> drivers/phy/qualcomm/phy-qcom-uniphy.h | 33 +++++++++++++++++++++++++++++++++
> 1 file changed, 33 insertions(+)
>
> diff --git a/drivers/phy/qualcomm/phy-qcom-uniphy.h b/drivers/phy/qualcomm/phy-qcom-uniphy.h
> index e5b79a4dc270f25d8979f51bf4acd6c76998032e..ce782018124b5431ee647575289c963d8fd0de1f 100644
> --- a/drivers/phy/qualcomm/phy-qcom-uniphy.h
> +++ b/drivers/phy/qualcomm/phy-qcom-uniphy.h
> @@ -8,8 +8,19 @@
>
> /* PHY registers */
> #define UNIPHY_PLL_REFCLK_CFG 0x000
> +#define UNIPHY_PLL_POSTDIV1_CFG 0x004
> +#define UNIPHY_PLL_CHGPUMP_CFG 0x008
> +#define UNIPHY_PLL_VCOLPF_CFG 0x00c
> +#define UNIPHY_PLL_VREG_CFG 0x010
> #define UNIPHY_PLL_PWRGEN_CFG 0x014
> +#define UNIPHY_PLL_DMUX_CFG 0x018
> +#define UNIPHY_PLL_AMUX_CFG 0x01c
> #define UNIPHY_PLL_GLB_CFG 0x020
> +#define UNIPHY_PLL_POSTDIV2_CFG 0x024
> +#define UNIPHY_PLL_POSTDIV3_CFG 0x028
> +#define UNIPHY_PLL_LPFR_CFG 0x02c
> +#define UNIPHY_PLL_LPFC1_CFG 0x030
> +#define UNIPHY_PLL_LPFC2_CFG 0x034
> #define UNIPHY_PLL_SDM_CFG0 0x038
> #define UNIPHY_PLL_SDM_CFG1 0x03c
> #define UNIPHY_PLL_SDM_CFG2 0x040
> @@ -22,11 +33,33 @@
> #define UNIPHY_PLL_LKDET_CFG0 0x05c
> #define UNIPHY_PLL_LKDET_CFG1 0x060
> #define UNIPHY_PLL_LKDET_CFG2 0x064
> +#define UNIPHY_PLL_TEST_CFG 0x068
> #define UNIPHY_PLL_CAL_CFG0 0x06c
> +#define UNIPHY_PLL_CAL_CFG1 0x070
> +#define UNIPHY_PLL_CAL_CFG2 0x074
> +#define UNIPHY_PLL_CAL_CFG3 0x078
> +#define UNIPHY_PLL_CAL_CFG4 0x07c
> +#define UNIPHY_PLL_CAL_CFG5 0x080
> +#define UNIPHY_PLL_CAL_CFG6 0x084
> +#define UNIPHY_PLL_CAL_CFG7 0x088
> #define UNIPHY_PLL_CAL_CFG8 0x08c
> #define UNIPHY_PLL_CAL_CFG9 0x090
> #define UNIPHY_PLL_CAL_CFG10 0x094
> #define UNIPHY_PLL_CAL_CFG11 0x098
> +#define UNIPHY_PLL_EFUSE_CFG 0x09c
> +#define UNIPHY_PLL_DEBUG_BUS_SEL 0x0a0
> +#define UNIPHY_PLL_CTRL_42 0x0a4
> +#define UNIPHY_PLL_CTRL_43 0x0a8
> +#define UNIPHY_PLL_CTRL_44 0x0ac
> +#define UNIPHY_PLL_CTRL_45 0x0b0
> +#define UNIPHY_PLL_CTRL_46 0x0b4
> +#define UNIPHY_PLL_CTRL_47 0x0b8
> +#define UNIPHY_PLL_CTRL_48 0x0bc
> #define UNIPHY_PLL_STATUS 0x0c0
> +#define UNIPHY_PLL_DEBUG_BUS0 0x0c4
> +#define UNIPHY_PLL_DEBUG_BUS1 0x0c8
> +#define UNIPHY_PLL_DEBUG_BUS2 0x0cc
> +#define UNIPHY_PLL_DEBUG_BUS3 0x0d0
> +#define UNIPHY_PLL_CTRL_54 0x0d4
>
> #endif
>
Reviewed-by: Neil Armstrong <neil.armstrong@...aro.org>
Powered by blists - more mailing lists