linux-kernel - Re: [PATCH v9 05/10] clk: renesas: Add support for R9A09G077 SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <CAMuHMdUe3Bz__5S0c-bgdY0CsCzQ_ySeBydzv63fMC3egPnAGQ@mail.gmail.com>
Date: Fri, 23 May 2025 12:01:33 +0200
From: Geert Uytterhoeven <geert@...ux-m68k.org>
To: Thierry Bultel <thierry.bultel.yh@...renesas.com>
Cc: thierry.bultel@...atsea.fr, linux-renesas-soc@...r.kernel.org, 
	paul.barker.ct@...renesas.com, linux-kernel@...r.kernel.org, 
	linux-clk@...r.kernel.org
Subject: Re: [PATCH v9 05/10] clk: renesas: Add support for R9A09G077 SoC

On Thu, 15 May 2025 at 16:18, Thierry Bultel
<thierry.bultel.yh@...renesas.com> wrote:
> RZ/T2H has 2 register blocks at different addresses.
>
> The clock tree has configurable dividers and mux selectors.
> Add these new clock types, new register layout type, and
> registration code for mux and div in registration callback.
>
> Signed-off-by: Thierry Bultel <thierry.bultel.yh@...renesas.com>
> ---
> Changes v8->v9:
>  - Renamed r9a09g077-cpg-mssr.c to r9a09g077-cpg.c
>  - Makefile: keep alphabetical order
>  - Fixed DIVSCI0ASYNC
>  - Removed unused CLK_MAIN
>  - Simplified the clock tree, removing CLK_SEL_PLL0, CLK_SEL_PLL1 & CLK_SEL_PLL4
>  - Renamed loco to .loco
>  - Fixed the register bits in dtable_24_25_30_32, re-ordered the table
>  - DEF_DIV & DEF_MUX: set flag to zero always (might change in a future commit)
>  - Do not set CLK_DIVIDER_HIWORD_MASK
>  - Uses '8' as value of removed R9A09G077_PCLK_SCI0 definition
>  - Fixed addr calculation with RZT2H_REG_OFFSET in r9a09g077_cpg_clk_register
>  - struct cpg_core_clk: moved union in specific section
>  - Renamed cpg_read_rzt2h_mstp to cpg_rzt2h_mstp_read
>  - Renamed cpg_write_rzt2h_mstp to cpg_rzt2h_mstp_write

Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be>
i.e. will queue in renesas-clk for v6.17.

Gr{oetje,eeting}s,

                        Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds