| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250523142417.2840797-11-thierry.bultel.yh@bp.renesas.com> Date: Fri, 23 May 2025 16:24:14 +0200 From: Thierry Bultel <thierry.bultel.yh@...renesas.com> To: thierry.bultel@...atsea.fr Cc: linux-renesas-soc@...r.kernel.org, geert@...ux-m68k.org, paul.barker.ct@...renesas.com, Thierry Bultel <thierry.bultel.yh@...renesas.com>, Wolfram Sang <wsa+renesas@...g-engineering.com>, Geert Uytterhoeven <geert+renesas@...der.be>, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org Subject: [PATCH v10 10/10] arm64: defconfig: Enable Renesas RZ/T2H serial SCI Selects RZ/T2H (aka r9a09g077) SCI (serial) specific code. Reviewed-by: Wolfram Sang <wsa+renesas@...g-engineering.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@...der.be> Signed-off-by: Thierry Bultel <thierry.bultel.yh@...renesas.com> --- Changes v9->v10: none Changes v8->v9: none Changes v7->v8: none Changes v6->v7: none Changes v5->v6: - Renamed CONFIG_SERIAL_RZ_SCI_T2 to CONFIG_SERIAL_RSCI Changes v4->v5: - Renamed CONFIG_SERIAL_RZ_SCI to CONFIG_SERIAL_RZ_SCI_T2 Changes v3->v4: - Remove CONFIG_ARCH_R9A09G077=y --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 04619fe7e22a..bd2aeb7c13a7 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -495,6 +495,7 @@ CONFIG_SERIAL_TEGRA_TCU=y CONFIG_SERIAL_IMX=y CONFIG_SERIAL_IMX_CONSOLE=y CONFIG_SERIAL_SH_SCI=y +CONFIG_SERIAL_RSCI=y CONFIG_SERIAL_MSM=y CONFIG_SERIAL_MSM_CONSOLE=y CONFIG_SERIAL_QCOM_GENI=y -- 2.43.0
Powered by blists - more mailing lists