[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250528-ipq5018-ge-phy-v2-0-dd063674c71c@outlook.com>
Date: Wed, 28 May 2025 18:45:46 +0400
From: George Moussalem via B4 Relay <devnull+george.moussalem.outlook.com@...nel.org>
To: Andrew Lunn <andrew@...n.ch>, Heiner Kallweit <hkallweit1@...il.com>,
Russell King <linux@...linux.org.uk>,
"David S. Miller" <davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>,
Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Florian Fainelli <f.fainelli@...il.com>,
Philipp Zabel <p.zabel@...gutronix.de>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
Cc: netdev@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
linux-clk@...r.kernel.org, George Moussalem <george.moussalem@...look.com>
Subject: [PATCH v2 0/5] Add support for the IPQ5018 Internal GE PHY
The IPQ5018 SoC contains an internal Gigabit Ethernet PHY with its
output pins that provide an MDI interface to either an external switch
in a PHY to PHY link architecture or directly to an attached RJ45
connector.
The PHY supports 10/100/1000 mbps link modes, CDT, auto-negotiation and
802.3az EEE.
The LDO controller found in the IPQ5018 SoC needs to be enabled to drive
power to the CMN Ethernet Block (CMN BLK) which the GE PHY depends on.
The LDO must be enabled in TCSR by writing to a specific register.
In a phy to phy architecture, DAC values need to be set to accommodate
for the short cable length.
Signed-off-by: George Moussalem <george.moussalem@...look.com>
---
Changes in v2:
- Moved values for MDAC and EDAC into the driver and converted DT
property qca,dac to a new boolean: qcom,dac-preset-short-cable as per
discussion.
- Added compatible string along with a condition with a description of
properties including clocks, resets, and qcom,dac-preset-short-cable
in the bindings to address bindings issues reported by Rob and to
bypass restrictions on nr of clocks and resets in ethernet-phy.yaml
- Added example to bindings file
- Renamed all instances of IPQ5018_PHY_MMD3* macros to IPQ5018_PHY_PCS*
- Removed qca,eth-ldo-ready property and moved the TCSR register to the
mdio bus the phy is on as there's already support for setting this reg
property in the mdio-ipq4019 driver as per commit:
23a890d493e3ec1e957bc925fabb120962ae90a7
- Explicitly probe on PHY ID as otherwise the PHY wouldn't come up and
initialize as found during further testing when the kernel is flashed
to NAND
- Link to v1: https://lore.kernel.org/r/20250525-ipq5018-ge-phy-v1-0-ddab8854e253@outlook.com
---
George Moussalem (5):
clk: qcom: gcc-ipq5018: fix GE PHY reset
dt-bindings: net: qca,ar803x: Add IPQ5018 Internal GE PHY support
net: phy: qcom: at803x: Add Qualcomm IPQ5018 Internal PHY support
arm64: dts: qcom: ipq5018: Add MDIO buses
arm64: dts: qcom: ipq5018: Add GE PHY to internal mdio bus
.../devicetree/bindings/net/qca,ar803x.yaml | 52 +++++-
arch/arm64/boot/dts/qcom/ipq5018.dtsi | 51 +++++-
drivers/clk/qcom/gcc-ipq5018.c | 2 +-
drivers/net/phy/qcom/Kconfig | 2 +-
drivers/net/phy/qcom/at803x.c | 197 ++++++++++++++++++++-
5 files changed, 291 insertions(+), 13 deletions(-)
---
base-commit: ebfff09f63e3efb6b75b0328b3536d3ce0e26565
change-id: 20250430-ipq5018-ge-phy-db654afa4ced
Best regards,
--
George Moussalem <george.moussalem@...look.com>
Powered by blists - more mailing lists