[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250528105821.158140-2-umer.uddin@mentallysanemainliners.org>
Date: Wed, 28 May 2025 11:58:21 +0100
From: Umer Uddin <umer.uddin@...tallysanemainliners.org>
To: Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Alim Akhtar <alim.akhtar@...sung.com>
Cc: devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PATCH v1 1/1] arm64: dts: exynos990: Add CMU_HSI1 node
CMU_HSI1 is a new clock controller that provides clocks for the
DesignWare MMC Controller, PCIE subsystem and UFS subsystem.
Signed-off-by: Umer Uddin <umer.uddin@...tallysanemainliners.org>
---
arch/arm64/boot/dts/exynos/exynos990.dtsi | 19 +++++++++++++++++++
1 file changed, 19 insertions(+)
diff --git a/arch/arm64/boot/dts/exynos/exynos990.dtsi b/arch/arm64/boot/dts/exynos/exynos990.dtsi
index dd7f99f51..4ab6e35f0 100644
--- a/arch/arm64/boot/dts/exynos/exynos990.dtsi
+++ b/arch/arm64/boot/dts/exynos/exynos990.dtsi
@@ -254,6 +254,25 @@ cmu_hsi0: clock-controller@...00000 {
"dpgtc";
};
+ cmu_hsi1: clock-controller@...00000 {
+ compatible = "samsung,exynos990-cmu-hsi1";
+ reg = <0x13000000 0x8000>;
+ #clock-cells = <1>;
+
+ clocks = <&oscclk>,
+ <&cmu_top CLK_DOUT_CMU_HSI1_BUS>,
+ <&cmu_top CLK_DOUT_CMU_HSI1_MMC_CARD>,
+ <&cmu_top CLK_DOUT_CMU_HSI1_PCIE>,
+ <&cmu_top CLK_DOUT_CMU_HSI1_UFS_CARD>,
+ <&cmu_top CLK_DOUT_CMU_HSI1_UFS_EMBD>;
+ clock-names = "oscclk",
+ "bus",
+ "mmc_card",
+ "pcie",
+ "ufs_card",
+ "ufs_embd";
+ };
+
pinctrl_hsi1: pinctrl@...40000 {
compatible = "samsung,exynos990-pinctrl";
reg = <0x13040000 0x1000>;
--
2.47.2
Powered by blists - more mailing lists