lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CA+V-a8vDMon-cHLYr3PknWvgT5EJ_4d9tv-J+iapst1iiPo0Ng@mail.gmail.com>
Date: Mon, 2 Jun 2025 08:11:35 +0100
From: "Lad, Prabhakar" <prabhakar.csengg@...il.com>
To: Geert Uytterhoeven <geert@...ux-m68k.org>
Cc: Thierry Bultel <thierry.bultel.yh@...renesas.com>, thierry.bultel@...atsea.fr, 
	linux-renesas-soc@...r.kernel.org, paul.barker.ct@...renesas.com, 
	linux-gpio@...r.kernel.org, devicetree@...r.kernel.org, 
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/3] dt-bindings: pinctrl: add compatible for Renesas RZ/T2H

Hi Geert,

Thank you for the review.

On Mon, May 26, 2025 at 6:03 PM Geert Uytterhoeven <geert@...ux-m68k.org> wrote:
>
> Hi Thierry,
>
> On Mon, 19 May 2025 at 23:57, Thierry Bultel
> <thierry.bultel.yh@...renesas.com> wrote:
> > Document RZ/T2H (a.k.a r9a09g077) pinctrl
> >
> > Signed-off-by: Thierry Bultel <thierry.bultel.yh@...renesas.com>
>
> Thanks for your patch!
>
> > --- a/Documentation/devicetree/bindings/pinctrl/renesas,pfc.yaml
> > +++ b/Documentation/devicetree/bindings/pinctrl/renesas,pfc.yaml
> > @@ -29,6 +29,7 @@ properties:
> >        - renesas,pfc-r8a774b1    # RZ/G2N
> >        - renesas,pfc-r8a774c0    # RZ/G2E
> >        - renesas,pfc-r8a774e1    # RZ/G2H
> > +      - renesas,pfc-r9a09g077   # RZ/T2H
> >        - renesas,pfc-r8a7778     # R-Car M1
> >        - renesas,pfc-r8a7779     # R-Car H1
> >        - renesas,pfc-r8a7790     # R-Car H2
>
> From a quick glance at the docs and driver, adding support for RZ/T2H
> to this DT binding is a not good match, as the RZ/T2H PFC hardware
> does not have the concept of pin groups and functions.
>
> Using separate DT bindings, as for most other SoCs in the RZ family,
> also allows you to use the preferred order "renesas,r9a09g077-<foo>".
>
Agreed, this needs a separate DT binding file.

> > @@ -194,3 +209,13 @@ examples:
> >                      power-source = <3300>;
> >              };
> >      };
> > +
> > +  - |
> > +    pinctrl: pinctrl@...c0000 {
>
> The unit address does not match the first reg property.
>
> > +            compatible = "renesas,pfc-r9a09g077";
> > +            reg = <0x802c0000 0x2000>,
> > +                  <0x812c0000 0x2000>;
> > +            gpio-controller;
> > +            #gpio-cells = <2>;
> > +            gpio-ranges = <&pinctrl 0 0 287>;
>
> GPIOs without interrupts?
>
I think the intention here was to go without interrupt support for the
initial series and when later support for ICU is added we add this
property. Hope thats OK?

Cheers,
Prabhakar

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ