lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <aD-MdTsb40kIXSBE@google.com>
Date: Tue, 3 Jun 2025 16:59:49 -0700
From: Namhyung Kim <namhyung@...nel.org>
To: Ian Rogers <irogers@...gle.com>
Cc: Peter Zijlstra <peterz@...radead.org>, Ingo Molnar <mingo@...hat.com>,
	Arnaldo Carvalho de Melo <acme@...nel.org>,
	Mark Rutland <mark.rutland@....com>,
	Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
	Jiri Olsa <jolsa@...nel.org>,
	Adrian Hunter <adrian.hunter@...el.com>,
	Kan Liang <kan.liang@...ux.intel.com>,
	James Clark <james.clark@...aro.org>, Ze Gao <zegao2021@...il.com>,
	Weilin Wang <weilin.wang@...el.com>,
	Dominique Martinet <asmadeus@...ewreck.org>,
	Jean-Philippe Romain <jean-philippe.romain@...s.st.com>,
	Junhao He <hejunhao3@...wei.com>, linux-perf-users@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	Aditya Bodkhe <Aditya.Bodkhe1@....com>, Leo Yan <leo.yan@....com>,
	Thomas Falcon <thomas.falcon@...el.com>,
	Atish Patra <atishp@...osinc.com>
Subject: Re: [PATCH v8 0/4] Prefer sysfs/JSON events also when no PMU is
 provided

On Tue, Jun 03, 2025 at 04:36:34PM -0700, Ian Rogers wrote:
> On Tue, Jun 3, 2025 at 3:50 PM Namhyung Kim <namhyung@...nel.org> wrote:
> >
> > On Mon, Jun 02, 2025 at 11:08:34PM -0700, Ian Rogers wrote:
> > > On Mon, Jun 2, 2025 at 9:23 PM Namhyung Kim <namhyung@...nel.org> wrote:
> > > >
> > > > Hi Ian,
> > > >
> > > > On Tue, May 27, 2025 at 01:50:32PM -0700, Ian Rogers wrote:
> > > > > On Tue, Apr 15, 2025 at 9:51 PM Ian Rogers <irogers@...gle.com> wrote:
> > > > > >
> > > > > > At the RISC-V summit the topic of avoiding event data being in the
> > > > > > RISC-V PMU kernel driver came up. There is a preference for sysfs/JSON
> > > > > > events being the priority when no PMU is provided so that legacy
> > > > > > events maybe supported via json. Originally Mark Rutland also
> > > > > > expressed at LPC 2023 that doing this would resolve bugs on ARM Apple
> > > > > > M? processors, but James Clark more recently tested this and believes
> > > > > > the driver issues there may not have existed or have been resolved. In
> > > > > > any case, it is inconsistent that with a PMU event names avoid legacy
> > > > > > encodings, but when wildcarding PMUs (ie without a PMU with the event
> > > > > > name) the legacy encodings have priority.
> > > > > >
> > > > > > The situation is further inconsistent as legacy events are case
> > > > > > sensitive, so on Intel that provides a sysfs instructions event, the
> > > > > > instructions event without a PMU and lowercase is legacy while with
> > > > > > uppercase letters it matches with sysfs which is case insensitive. Are
> > > > > > there legacy events with upper case letters? Yes there are, the cache
> > > > > > ones mix case freely:
> > > > > >
> > > > > > L1-dcache|l1-d|l1d|L1-data|L1-icache|l1-i|l1i|L1-instruction|LLC|L2|dTLB|d-tlb|Data-TLB|iTLB|i-tlb|Instruction-TLB|branch|branches|bpu|btb|bpc|node
> > > > > >
> > > > > > meaning LLC that means L2 (which is wrong) both match as part of a
> > > > > > legacy cache name but llc and l2 would only match sysfs/json
> > > > > > events. The whole thing just points at the ridiculous nature of legacy
> > > > > > events and why we'd want them to be preffered I don't know. Why should
> > > > > > case of a letter or having a PMU prefix impact the encoding in the
> > > > > > perf_event_attr?
> > > > > >
> > > > > > The patch doing this work was reverted in a v6.10 release candidate
> > > > > > as, even though the patch was posted for weeks and had been on
> > > > > > linux-next for weeks without issue, Linus was in the habit of using
> > > > > > explicit legacy events with unsupported precision options on his
> > > > > > Neoverse-N1. This machine has SLC PMU events for bus and CPU cycles
> > > > > > where ARM decided to call the events bus_cycles and cycles, the latter
> > > > > > being also a legacy event name. ARM haven't renamed the cycles event
> > > > > > to a more consistent cpu_cycles and avoided the problem. With these
> > > > > > changes the problematic event will now be skipped, a large warning
> > > > > > produced, and perf record will continue for the other PMU events. This
> > > > > > solution was proposed by Arnaldo.
> > > > > >
> > > > > > v8: Change removing of failed to open events that are tracking so that
> > > > > >     the tracking moves to the next event. Make software events able to
> > > > > >     specified with a PMU. Change the perf_api_probe to not load all
> > > > > >     PMUs through scanning, specify a PMU when parsing events.
> > > > > >
> > > > > > v7: Expand cover letter, fix a missed core_ok check in the v6
> > > > > >     rebase. Note, as with v6 there is an alternate series that
> > > > > >     prioritizes legacy events but that is silly and I'd prefer we
> > > > > >     didn't do it.
> > > > > >
> > > > > > v6: Rebase of v5 (dropping already merged patches):
> > > > > >     https://lore.kernel.org/lkml/20250109222109.567031-1-irogers@google.com/
> > > > > >     that unusually had an RFC posted for it:
> > > > > >     https://lore.kernel.org/lkml/Z7Z5kv75BMML2A1q@google.com/
> > > > > >     Note, this patch conflicts/contradicts:
> > > > > >     https://lore.kernel.org/lkml/20250312211623.2495798-1-irogers@google.com/
> > > > > >     that I posted so that we could either consistently prioritize
> > > > > >     sysfs/json (these patches) or legacy events (the other
> > > > > >     patches). That lack of event printing and encoding inconsistency
> > > > > >     is most prominent in the encoding of events like "instructions"
> > > > > >     which on hybrid are reported as "cpu_core/instructions/" but
> > > > > >     "instructions" before these patches gets a legacy encoding while
> > > > > >     "cpu_core/instructions/" gets a sysfs/json encoding. These patches
> > > > > >     make "instructions" always get a sysfs/json encoding while the
> > > > > >     alternate patches make it always get a legacy encoding.
> > > > > >
> > > > > > v5: Follow Namhyung's suggestion and ignore the case where command
> > > > > >     line dummy events fail to open alongside other events that all
> > > > > >     fail to open. Note, the Tested-by tags are left on the series as
> > > > > >     v4 and v5 were changing an error case that doesn't occur in
> > > > > >     testing but was manually tested by myself.
> > > > > >
> > > > > > v4: Rework the no events opening change from v3 to make it handle
> > > > > >     multiple dummy events. Sadly an evlist isn't empty if it just
> > > > > >     contains dummy events as the dummy event may be used with "perf
> > > > > >     record -e dummy .." as a way to determine whether permission
> > > > > >     issues exist. Other software events like cpu-clock would suffice
> > > > > >     for this, but the using dummy genie has left the bottle.
> > > > > >
> > > > > >     Another problem is that we appear to have an excessive number of
> > > > > >     dummy events added, for example, we can likely avoid a dummy event
> > > > > >     and add sideband data to the original event. For auxtrace more
> > > > > >     dummy events may be opened too. Anyway, this has led to the
> > > > > >     approach taken in patch 3 where the number of dummy parsed events
> > > > > >     is computed. If the number of removed/failing-to-open non-dummy
> > > > > >     events matches the number of non-dummy events then we want to
> > > > > >     fail, but only if there are no parsed dummy events or if there was
> > > > > >     one then it must have opened. The math here is hard to read, but
> > > > > >     passes my manual testing.
> > > > > >
> > > > > > v3: Make no events opening for perf record a failure as suggested by
> > > > > >     James Clark and Aditya Bodkhe <Aditya.Bodkhe1@....com>. Also,
> > > > > >     rebase.
> > > > > >
> > > > > > v2: Rebase and add tested-by tags from James Clark, Leo Yan and Atish
> > > > > >     Patra who have tested on RISC-V and ARM CPUs, including the
> > > > > >     problem case from before.
> > > > >
> > > > > Ping. Thanks,
> > > > > Ian
> > > > >
> > > > > > Ian Rogers (4):
> > > > > >   perf record: Skip don't fail for events that don't open
> > > > > >   perf parse-events: Reapply "Prefer sysfs/JSON hardware events over
> > > > > >     legacy"
> > > > > >   perf parse-events: Allow software events to be terms
> > > > > >   perf perf_api_probe: Avoid scanning all PMUs, try software PMU first
> > > >
> > > > Sorry for the delay.  But I think we wanted to move to this instead:
> > > >
> > > > https://lore.kernel.org/linux-perf-users/20250312211623.2495798-1-irogers@google.com/
> > >
> > > Hi Namhyung,
> > >
> > > The preference for sysfs/json over legacy was done as a bug fix and
> > > because ARM (Mark Rutland) argued strongly that it was the most
> > > sensible priority. Intel (Kan Liang) approved the change in priority.
> > > RISC-V have wanted this behavior as it enables the migration of event
> > > mappings from the driver to the tool. As the primary maintainer of the
> > > event parsing and metric code I prefer the priority as legacy events
> > > are weird, for example they aren't case insensitive in their naming.
> > > For example, on Intel with legacy events as the priority cpu-cycles
> > > would be a legacy event, but cpu-Cyles a sysfs one. On ARM cpu_cycles
> > > would be a sysfs event, but cpu-cycles a legacy one. A minor character
> > > difference and very different and imo surprising event encodings.
> >
> > Yeah, but it has worked like that for a long time.
> >
> > >
> > > On your RFC thread Arnaldo and James said that legacy events somehow
> > > enabled a form of drill down. As event parsing is mapping a name to a
> > > perf_event_attr I completely don't see this as the mapping is opaque.
> >
> > Is it opaque?  (I'd say it standard event rather than legacy event.)  I
> > think the mapping for the standard events are clearly defined.
> 
> Which standard events? Going through them (abbreviated to avoid repetition):
>  - PERF_COUNT_HW_CPU_CYCLES, ok.
>  - PERF_COUNT_HW_INSTRUCTIONS, well does that include speculatively
> executed instructions or not?
>  - ...
>  - PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, what does this count on an
> in order CPU?
>  - ...

I mean the mapping from event name to event encoding (PERF_COUNT_HW_...).  
I think the internal event mapping is the driver's business.

> 
> The hardware cache events are far worse as things like LLC mean the L2
> cache, however, it is far more typical for this to mean L3 these days.
> Standard and clearly defined, sorry absolutely not. They are a
> minefield of well intentioned event name components waiting to explode
> when a vendor inadvertently creates a combination that happens to
> match a combination perf thinks is significant.

Again, it belongs to the driver.

> 
> There was a similar attempt for raw events where you can go r123 for
> the hex 123 event config, it was missed that rEAD is a valid hex raw
> event as well as a useful event name. The event parsing now has a lot
> of special handling to avoid exploding on this - and yes the priority
> is that sysfs/json has priority over the raw event encoding.

Agreed, the raw encoding can be a problem and it makes sense the sysfs/
JSON has the priority.

> 
> > >
> > > I strongly believe we need consistency. If `perf stat -e cycles .. `
> > > prints cpu_core/cycles/ as the event name on a hybrid Intel, then
> > > `perf stat -e cpu_core/cycles/ .. ` should have the same
> > > perf_event_attr. Both patch series achieve this but this one does it
> > > with consistency, and from what I see it, the support of 3 vendors.
> >
> > Right, it's not consistent.  Maybe we need a different uniq event name
> > for extended (standard) events.  How about "cycles(cpu_core)"?  I guess
> > we don't want to add a space between the PMU and event names to avoid
> > potential user impact when they parse the output.
> 
> We could and it would very likely break tooling. The intent is that
> cpu-cycles matches cpu_core/cpu-cycles/ and cpu_atom/cpu-cycles/ and
> they are expected to all be the same event. Currently with the PMU
> they are sysfs encoded but without a PMU they are legacy encoded but
> printed (uniquified) as if they were with a PMU and sysfs encoded.
> This is misleading.

Hmm.. I don't know what's the correct way to handle this.  Can we
change it not to use extended standard events and to convert to sysfs
events then?

Thanks,
Namhyung


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ