[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250608232214.771855-1-inochiama@gmail.com>
Date: Mon, 9 Jun 2025 07:22:06 +0800
From: Inochi Amaoto <inochiama@...il.com>
To: Philipp Zabel <p.zabel@...gutronix.de>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Chen Wang <unicorn_wang@...look.com>,
Inochi Amaoto <inochiama@...il.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>,
Alexander Sverdlin <alexander.sverdlin@...il.com>,
Yixun Lan <dlan@...too.org>,
Thomas Bonnefille <thomas.bonnefille@...tlin.com>,
Ze Huang <huangze@...t.edu.cn>
Cc: Junhui Liu <junhui.liu@...moral.tech>,
devicetree@...r.kernel.org,
sophgo@...ts.linux.dev,
linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org,
Longbin Li <looong.bin@...il.com>
Subject: [PATCH v2 0/4] riscv: sophgo: cv18xx: Add reset generator support
Like SG2042, CV1800 Series SoCs also have simple bit reset generator.
Add necessary code and bindings for it.
Changes from v1:
1. rebase to v6.16-rc1
2. patch 1: apply Rob's tag
2. patch 4: fix wrong reset ID
Inochi Amaoto (4):
dt-bindings: reset: sophgo: Add CV1800B support
reset: simple: add support for Sophgo CV1800B
riscv: dts: sophgo: add reset generator for Sophgo CV1800 series SoC
riscv: dts: sophgo: add reset configuration for Sophgo CV1800 series
SoC
.../bindings/reset/sophgo,sg2042-reset.yaml | 1 +
arch/riscv/boot/dts/sophgo/cv180x.dtsi | 25 +++++
arch/riscv/boot/dts/sophgo/cv18xx-reset.h | 98 +++++++++++++++++++
drivers/reset/reset-simple.c | 2 +
4 files changed, 126 insertions(+)
create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-reset.h
--
2.49.0
Powered by blists - more mailing lists