lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
 <MA0P287MB2262D3E1D44D6B4C5E9A06C1FE6AA@MA0P287MB2262.INDP287.PROD.OUTLOOK.COM>
Date: Tue, 10 Jun 2025 11:27:01 +0800
From: Chen Wang <unicorn_wang@...look.com>
To: Inochi Amaoto <inochiama@...il.com>,
 Philipp Zabel <p.zabel@...gutronix.de>, Rob Herring <robh@...nel.org>,
 Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley
 <conor+dt@...nel.org>, Paul Walmsley <paul.walmsley@...ive.com>,
 Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>,
 Alexandre Ghiti <alex@...ti.fr>,
 Alexander Sverdlin <alexander.sverdlin@...il.com>,
 Yixun Lan <dlan@...too.org>,
 Thomas Bonnefille <thomas.bonnefille@...tlin.com>,
 Ze Huang <huangze@...t.edu.cn>
Cc: Junhui Liu <junhui.liu@...moral.tech>, devicetree@...r.kernel.org,
 sophgo@...ts.linux.dev, linux-kernel@...r.kernel.org,
 linux-riscv@...ts.infradead.org, Longbin Li <looong.bin@...il.com>
Subject: Re: [PATCH v2 0/4] riscv: sophgo: cv18xx: Add reset generator support

hi, Inochi,

Judging from the title of the email, your patch should be for supporting 
all cv18xx series socs, including cv1800b/SG2002 (formerly 
CV181xC)/SG2000 (formerly CV181xH), right?
I see Alex is submiting a PR to support reset for SG2000 [1], so suggest 
you discuss with Alex and merge your work with his to avoid forking.

Link: 
https://lore.kernel.org/lkml/20250609230417.620089-1-alexander.sverdlin@gmail.com/ 
[1]

Alex Sverdlin, I see you are also in the to-list, what's your point?

Thanks,

Chen

On 2025/6/9 7:22, Inochi Amaoto wrote:
> Like SG2042, CV1800 Series SoCs also have simple bit reset generator.
> Add necessary code and bindings for it.
>
> Changes from v1:
> 1. rebase to v6.16-rc1
> 2. patch 1: apply Rob's tag
> 2. patch 4: fix wrong reset ID

two 2's, makes me confused :)


>
> Inochi Amaoto (4):
>    dt-bindings: reset: sophgo: Add CV1800B support
>    reset: simple: add support for Sophgo CV1800B
>    riscv: dts: sophgo: add reset generator for Sophgo CV1800 series SoC
>    riscv: dts: sophgo: add reset configuration for Sophgo CV1800 series
>      SoC
>
>   .../bindings/reset/sophgo,sg2042-reset.yaml   |  1 +
>   arch/riscv/boot/dts/sophgo/cv180x.dtsi        | 25 +++++
>   arch/riscv/boot/dts/sophgo/cv18xx-reset.h     | 98 +++++++++++++++++++
>   drivers/reset/reset-simple.c                  |  2 +
>   4 files changed, 126 insertions(+)
>   create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-reset.h
>
> --
> 2.49.0
>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ