[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250610-nvmem-bit-pattern-v1-0-55ed5c1b369c@kernel.org>
Date: Tue, 10 Jun 2025 17:17:33 +0000
From: Sven Peter <sven@...nel.org>
To: Srinivas Kandagatla <srini@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Janne Grunau <j@...nau.net>,
Alyssa Rosenzweig <alyssa@...enzweig.io>, Neal Gompa <neal@...pa.dev>,
Hector Martin <marcan@...can.st>
Cc: devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Sasha Finkelstein <fnkl.kernel@...il.com>, asahi@...ts.linux.dev,
linux-arm-kernel@...ts.infradead.org, Sven Peter <sven@...nel.org>
Subject: [PATCH 0/2] Extend nvmem patternProperties and then fix W=1
warnings in Apple dts
Hi,
This brief series fixes a W=1 warning recently introduced with the Apple
Silicon PMIC NVMEM nodes. We have cells that are the same bytes but a
different bit offset and these currently result in the same node name.
The legcy layout already allows to specify the bit offset in the name as
a suffix but this isn't possible in the new fixed-layout.
Thus first adjust the fixed-layout cell patternProperties to the same pattern
as the legacy one and then fix the node names in our device tree files.
Best,
Sven
Signed-off-by: Sven Peter <sven@...nel.org>
---
Sven Peter (2):
dt-bindings: nvmem: fixed-layout: Allow optional bit positions
arm64: dts: apple: Add bit offset to PMIC NVMEM node names
Documentation/devicetree/bindings/nvmem/layouts/fixed-layout.yaml | 2 +-
arch/arm64/boot/dts/apple/t600x-die0.dtsi | 6 +++---
arch/arm64/boot/dts/apple/t8103.dtsi | 6 +++---
arch/arm64/boot/dts/apple/t8112.dtsi | 6 +++---
4 files changed, 10 insertions(+), 10 deletions(-)
---
base-commit: 19272b37aa4f83ca52bdf9c16d5d81bdd1354494
change-id: 20250523-nvmem-bit-pattern-1dbc39fe4681
Best regards,
--
Sven Peter <sven@...nel.org>
Powered by blists - more mailing lists