lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <6guvn6zrhsx2qsaf6w7lxkbcbdi3asqrv36vbgeofqpxe5dkfg@7ivdywaz6c6i>
Date: Wed, 11 Jun 2025 18:10:22 +0530
From: Manivannan Sadhasivam <mani@...nel.org>
To: Marek Vasut <marek.vasut+renesas@...lbox.org>
Cc: devicetree@...r.kernel.org, Bartosz Golaszewski <brgl@...ev.pl>, 
	Bjorn Helgaas <bhelgaas@...gle.com>, Conor Dooley <conor+dt@...nel.org>, 
	Geert Uytterhoeven <geert+renesas@...der.be>, Krzysztof Kozlowski <krzk+dt@...nel.org>, 
	Magnus Damm <magnus.damm@...il.com>, Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>, 
	Rob Herring <robh@...nel.org>, Yoshihiro Shimoda <yoshihiro.shimoda.uh@...esas.com>, 
	linux-kernel@...r.kernel.org, linux-pci@...r.kernel.org, linux-renesas-soc@...r.kernel.org
Subject: Re: [PATCH] schemas: pci: bridge: Document clocks

On Wed, Jun 11, 2025 at 06:09:27PM +0530, Manivannan Sadhasivam wrote:
> On Sat, Jun 07, 2025 at 09:43:24PM +0200, Marek Vasut wrote:
> > The PCIe slot may have clocks which are explicitly controlled
> > by the OS, describe the clocks property.
> 
> The slot can only have 'REFCLK' as per the spec, not any other random clocks.
> 
> > 
> > Signed-off-by: Marek Vasut <marek.vasut+renesas@...lbox.org>
> 
> With that fixed,
> 
> Acked-by: Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>

Sorry. Wrong tag. Please take this one:

Acked-by: Manivannan Sadhasivam <mani@...nel.org>

- Mani

> 
> - Mani
> 
> > ---
> > Related to https://lore.kernel.org/all/CAMuHMdUFHKHKfymqa6jwfNnxZTAuH3kbj5WL+-zN=TR6XGd0eA@mail.gmail.com/
> > ---
> > Cc: Bartosz Golaszewski <brgl@...ev.pl>
> > Cc: Bjorn Helgaas <bhelgaas@...gle.com>
> > Cc: Conor Dooley <conor+dt@...nel.org>
> > Cc: Geert Uytterhoeven <geert+renesas@...der.be>
> > Cc: Krzysztof Kozlowski <krzk+dt@...nel.org>
> > Cc: Magnus Damm <magnus.damm@...il.com>
> > Cc: Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>
> > Cc: Rob Herring <robh@...nel.org>
> > Cc: Yoshihiro Shimoda <yoshihiro.shimoda.uh@...esas.com>
> > Cc: devicetree@...r.kernel.org
> > Cc: linux-kernel@...r.kernel.org
> > Cc: linux-pci@...r.kernel.org
> > Cc: linux-renesas-soc@...r.kernel.org
> > ---
> >  dtschema/schemas/pci/pci-bus-common.yaml | 2 ++
> >  1 file changed, 2 insertions(+)
> > 
> > diff --git a/dtschema/schemas/pci/pci-bus-common.yaml b/dtschema/schemas/pci/pci-bus-common.yaml
> > index ca97a00..3c512cf 100644
> > --- a/dtschema/schemas/pci/pci-bus-common.yaml
> > +++ b/dtschema/schemas/pci/pci-bus-common.yaml
> > @@ -82,6 +82,8 @@ properties:
> >      items:
> >        maximum: 255
> >  
> > +  clocks: true
> > +
> >    external-facing:
> >      description:
> >        When present, the port is externally facing. All bridges and endpoints
> > -- 
> > 2.47.2
> > 
> > 
> 
> -- 
> மணிவண்ணன் சதாசிவம்

-- 
மணிவண்ணன் சதாசிவம்

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ