[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAH1PCMbNEMvpU=eNvrHj3pcLEMn=ObCOZZHVM4tjZbL9-BiraQ@mail.gmail.com>
Date: Thu, 12 Jun 2025 16:00:57 +0800
From: Guodong Xu <guodong@...cstar.com>
To: Yixun Lan <dlan@...too.org>
Cc: vkoul@...nel.org, robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
paul.walmsley@...ive.com, palmer@...belt.com, aou@...s.berkeley.edu,
alex@...ti.fr, p.zabel@...gutronix.de, drew@...7.com,
emil.renner.berthing@...onical.com, inochiama@...il.com,
geert+renesas@...der.be, tglx@...utronix.de, hal.feng@...rfivetech.com,
joel@....id.au, duje.mihanovic@...le.hr, elder@...cstar.com,
dmaengine@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org,
spacemit@...ts.linux.dev
Subject: Re: [PATCH 6/8] riscv: dts: spacemit: Enable PDMA0 controller on
Banana Pi F3
On Wed, Jun 11, 2025 at 11:02 PM Yixun Lan <dlan@...too.org> wrote:
>
> Hi Guodong,
>
> On 22:32 Wed 11 Jun , Guodong Xu wrote:
> > On Wed, Jun 11, 2025 at 9:58 PM Yixun Lan <dlan@...too.org> wrote:
> > >
> > > Hi Guodong,
> > >
> > > On 20:57 Wed 11 Jun , Guodong Xu wrote:
> > > > Enable the Peripheral DMA controller (PDMA0) on the SpacemiT K1-based
> > > > Banana Pi F3 board by setting its status to "okay". This board-specific
> > > > configuration activates the PDMA controller defined in the SoC's base
> > > > device tree.
> > > >
> > > Although this series is actively developed under Bananapi-f3 board
> > > but it should work fine with jupiter board, so I'd suggest to enable
> > > it too, thanks
> > >
> >
> > I'd be glad to include the Jupiter board as well. Since I don't have Jupiter
> > hardware for testing, could someone with access verify it works before I
> > add it to the series?
> >
> Do you have any suggestion how to test? like if any test cases there?
>
I am using the dmatest (CONFIG_DMATEST) for memory-to-memory
and using spi3 to test device-to-memory / memory-to-device.
> I would assume it work fine on jupiter since it's a SoC level feature?
> instead of board specific..
>
Yeah, that's a SoC level device. I would say a boot test and some
basic mem-to-mem test should be enough.
-Guodong
> --
> Yixun Lan (dlan)
Powered by blists - more mailing lists