[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f5ceeceb-d134-4d51-99d1-d8c6cfd7134f@zytor.com>
Date: Fri, 13 Jun 2025 00:51:31 -0700
From: Xin Li <xin@...or.com>
To: Peter Zijlstra <peterz@...radead.org>
Cc: linux-kernel@...r.kernel.org, kvm@...r.kernel.org, tglx@...utronix.de,
mingo@...hat.com, bp@...en8.de, dave.hansen@...ux.intel.com,
x86@...nel.org, hpa@...or.com, seanjc@...gle.com, pbonzini@...hat.com,
brgerst@...il.com, tony.luck@...el.com, fenghuay@...dia.com
Subject: Re: [PATCH v1 2/3] x86/traps: Initialize DR7 by writing its
architectural reset value
On 6/13/2025 12:15 AM, Peter Zijlstra wrote:
> On Fri, Jun 13, 2025 at 12:01:16AM -0700, Xin Li (Intel) wrote:
>
>> While at it, replace the hardcoded debug register number 7 with the
>> existing DR_CONTROL macro for clarity.
>
> Yeah, not really a fan of that... IMO that obfuscates the code more than
> it helps, consider:
>
>> - get_debugreg(dr7, 7);
>> + get_debugreg(dr7, DR_CONTROL);
Actually I kind of agree with you that it may not help, because I had
thought to rename DR7_RESET_VALUE to DR_CONTROL_RESET_VALUE.
Yes, we should remember DR7 is the control register, however I also hate
to decode it when looking at the code.
>
> and:
>
>> - for (i = 0; i < 8; i++) {
>> - /* Ignore db4, db5 */
>> - if ((i == 4) || (i == 5))
>> - continue;
>> + /* Control register first */
>> + set_debugreg(DR7_RESET_VALUE, DR_CONTROL);
>> + set_debugreg(0, DR_STATUS);
>>
>> + /* Ignore db4, db5 */
>> + for (i = DR_FIRSTADDR; i <= DR_LASTADDR; i++)
>
> I had to git-grep DR_{FIRST,LAST}ADDR to double check this was correct :(
>
> Also, you now write them in the order:
>
> dr7, dr6, /* dr4, dr5 */, dr0, dr1, dr2, dr3
>
> My OCD disagrees with this :-)
>
The order of the other debug registers doesn't seem critical, however
the control debug register should be the first, right?
Here I prefer to use "control register" rather than "dr7" here :)
Thanks!
Xin
Powered by blists - more mailing lists