[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <ebdba4671998c23e6b0eebee77bf2b3cd439341a.camel@gmail.com>
Date: Sun, 15 Jun 2025 17:39:15 +0200
From: Alexander Sverdlin <alexander.sverdlin@...il.com>
To: Inochi Amaoto <inochiama@...il.com>, Philipp Zabel
<p.zabel@...gutronix.de>, Rob Herring <robh@...nel.org>, Krzysztof
Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, Chen
Wang <unicorn_wang@...look.com>, Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>, Vinod Koul <vkoul@...nel.org>, Yu Yuan
<yu.yuan@...u.edu.cn>, Ze Huang <huangze@...t.edu.cn>, Thomas Bonnefille
<thomas.bonnefille@...tlin.com>
Cc: Junhui Liu <junhui.liu@...moral.tech>, devicetree@...r.kernel.org,
sophgo@...ts.linux.dev, linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org, dmaengine@...r.kernel.org, Yixun Lan
<dlan@...too.org>, Longbin Li <looong.bin@...il.com>
Subject: Re: [PATCH v3 3/4] riscv: dts: sophgo: add reset generator for
Sophgo CV1800 series SoC
Thanks for the patch, Inochi!
On Wed, 2025-06-11 at 15:53 +0800, Inochi Amaoto wrote:
> Add reset generator node for all CV18XX series SoC.
>
> Signed-off-by: Inochi Amaoto <inochiama@...il.com>
> Reviewed-by: Alexander Sverdlin <alexander.sverdlin@...il.com>
Successfully tested with USB series in host mode on Milk-V Duo Module 01 EVB:
Tested-by: Alexander Sverdlin <alexander.sverdlin@...il.com>
> ---
> arch/riscv/boot/dts/sophgo/cv180x.dtsi | 7 ++
> arch/riscv/boot/dts/sophgo/cv18xx-reset.h | 98 +++++++++++++++++++++++
> 2 files changed, 105 insertions(+)
> create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-reset.h
--
Alexander Sverdlin.
Powered by blists - more mailing lists