[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <5d3e4538-9757-4d6e-bed1-900c9859d860@intel.com>
Date: Mon, 16 Jun 2025 08:06:12 -0700
From: Dave Hansen <dave.hansen@...el.com>
To: Ankur Arora <ankur.a.arora@...cle.com>, linux-kernel@...r.kernel.org,
linux-mm@...ck.org, x86@...nel.org
Cc: akpm@...ux-foundation.org, bp@...en8.de, dave.hansen@...ux.intel.com,
hpa@...or.com, mingo@...hat.com, mjguzik@...il.com, luto@...nel.org,
peterz@...radead.org, acme@...nel.org, namhyung@...nel.org,
tglx@...utronix.de, willy@...radead.org, jon.grimm@....com, bharata@....com,
raghavendra.kt@....com, boris.ostrovsky@...cle.com, konrad.wilk@...cle.com
Subject: Re: [PATCH v4 00/13] x86/mm: Add multi-page clearing
On 6/15/25 22:22, Ankur Arora wrote:
> This series adds multi-page clearing for hugepages, improving on the
> current page-at-a-time approach in two ways:
>
> - amortizes the per-page setup cost over a larger extent
> - when using string instructions, exposes the real region size to the
> processor. A processor could use that as a hint to optimize based
> on the full extent size. AMD Zen uarchs, as an example, elide
> allocation of cachelines for regions larger than L3-size.
Have you happened to do any testing outside of 'perf bench'?
Powered by blists - more mailing lists