[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <000601dbdfb3$b800ecd0$2802c670$@samsung.com>
Date: Tue, 17 Jun 2025 23:44:47 +0530
From: "Pritam Manohar Sutar" <pritam.sutar@...sung.com>
To: "'Krzysztof Kozlowski'" <krzk@...nel.org>
Cc: <vkoul@...nel.org>, <kishon@...nel.org>, <robh@...nel.org>,
<krzk+dt@...nel.org>, <conor+dt@...nel.org>, <alim.akhtar@...sung.com>,
<andre.draszik@...aro.org>, <peter.griffin@...aro.org>,
<kauschluss@...root.org>, <ivo.ivanov.ivanov1@...il.com>,
<m.szyprowski@...sung.com>, <s.nawrocki@...sung.com>,
<linux-phy@...ts.infradead.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>,
<linux-samsung-soc@...r.kernel.org>, <rosa.pila@...sung.com>,
<dev.tailor@...sung.com>, <faraz.ata@...sung.com>,
<muhammed.ali@...sung.com>, <selvarasu.g@...sung.com>
Subject: RE: [PATCH v3 5/9] phy: exyons5-usbdrd: support HS combo phy for
ExynosAutov920
Hi Krzysztof,
> -----Original Message-----
> From: Krzysztof Kozlowski <krzk@...nel.org>
> Sent: 16 June 2025 01:47 PM
> To: Pritam Manohar Sutar <pritam.sutar@...sung.com>
> Cc: vkoul@...nel.org; kishon@...nel.org; robh@...nel.org;
> krzk+dt@...nel.org; conor+dt@...nel.org; alim.akhtar@...sung.com;
> andre.draszik@...aro.org; peter.griffin@...aro.org; kauschluss@...root.org;
> ivo.ivanov.ivanov1@...il.com; m.szyprowski@...sung.com;
> s.nawrocki@...sung.com; linux-phy@...ts.infradead.org;
> devicetree@...r.kernel.org; linux-kernel@...r.kernel.org; linux-arm-
> kernel@...ts.infradead.org; linux-samsung-soc@...r.kernel.org;
> rosa.pila@...sung.com; dev.tailor@...sung.com;
> faraz.ata@...sung.com; muhammed.ali@...sung.com;
> selvarasu.g@...sung.com
> Subject: Re: [PATCH v3 5/9] phy: exyons5-usbdrd: support HS combo phy for
> ExynosAutov920
>
> On Fri, Jun 13, 2025 at 11:26:09AM GMT, Pritam Manohar Sutar wrote:
> > +static const struct
> > +exynos5_usbdrd_phy_config usbdrd_hsphy_cfg_exynosautov920[] = {
> > + {
> > + .id = EXYNOS5_DRDPHY_UTMI,
> > + .phy_init = exynosautov920_usbdrd_utmi_init,
> > + },
> > +};
> > +
> > +static const struct exynos5_usbdrd_phy_drvdata
> exynosautov920_usbdrd_hsphy = {
> > + .phy_cfg = usbdrd_hsphy_cfg_exynosautov920,
> > + .phy_ops = &exynosautov920_usb31drd_phy_ops,
> > + .clk_names = exynos5_clk_names,
> > + .n_clks = ARRAY_SIZE(exynos5_clk_names),
> > + .core_clk_names = exynos5_core_clk_names,
> > + .n_core_clks = ARRAY_SIZE(exynos5_core_clk_names),
> > +};
>
> Same questions: where are all other fields and resources?
>
LDO regulators are always on. USB don’t control them for ExynosAutov920.
Phy isol is shared across the USBs. And it is handled in bootloader (if one causes phy exit, it isolates all the phys).
Hence, supplies and power on/off are removed from phy ops.
Will update the same with commit message in next version of the patch-set (v4).
> Best regards,
> Krzysztof
Powered by blists - more mailing lists