[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <wfrmm3vj55w2rwxrkme7fy53zj5o7ubcfyqtggeiy6iu6mm4wf@odq6kdvkcnrv>
Date: Tue, 24 Jun 2025 14:50:53 -0600
From: Manivannan Sadhasivam <mani@...nel.org>
To: Ziyue Zhang <quic_ziyuzhan@...cinc.com>
Cc: andersson@...nel.org, konradybcio@...nel.org, robh@...nel.org,
krzk+dt@...nel.org, conor+dt@...nel.org, jingoohan1@...il.com, lpieralisi@...nel.org,
kwilczynski@...nel.org, bhelgaas@...gle.com, johan+linaro@...nel.org, vkoul@...nel.org,
kishon@...nel.org, dmitry.baryshkov@...aro.org, manivannan.sadhasivam@...aro.org,
neil.armstrong@...aro.org, abel.vesa@...aro.org, kw@...ux.com,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-pci@...r.kernel.org, linux-phy@...ts.infradead.org, qiang.yu@....qualcomm.com,
quic_krichai@...cinc.com, quic_vbadigan@...cinc.com
Subject: Re: [PATCH v2 2/2] arm64: dts: qcom: sa8775p: Add PCIe lane
equalization preset properties
On Wed, Jun 11, 2025 at 06:03:19PM +0800, Ziyue Zhang wrote:
> Add PCIe lane equalization preset properties with all values set to 5 for
> 8.0 GT/s and 16.0 GT/s data rates to enhance link stability.
>
> Co-developed-by: Qiang Yu <qiang.yu@....qualcomm.com>
> Signed-off-by: Qiang Yu <qiang.yu@....qualcomm.com>
> Signed-off-by: Ziyue Zhang <quic_ziyuzhan@...cinc.com>
Acked-by: Manivannan Sadhasivam <mani@...nel.org>
- Mani
> ---
> arch/arm64/boot/dts/qcom/sa8775p.dtsi | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/sa8775p.dtsi b/arch/arm64/boot/dts/qcom/sa8775p.dtsi
> index 45f536633f64..16caf1da0708 100644
> --- a/arch/arm64/boot/dts/qcom/sa8775p.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sa8775p.dtsi
> @@ -7159,6 +7159,9 @@ pcie0: pcie@...0000 {
> phys = <&pcie0_phy>;
> phy-names = "pciephy";
>
> + eq-presets-8gts = /bits/ 16 <0x5555 0x5555>;
> + eq-presets-16gts = /bits/ 8 <0x55 0x55>;
> +
> status = "disabled";
>
> pcieport0: pcie@0 {
> @@ -7317,6 +7320,9 @@ pcie1: pcie@...0000 {
> phys = <&pcie1_phy>;
> phy-names = "pciephy";
>
> + eq-presets-8gts = /bits/ 16 <0x5555 0x5555 0x5555 0x5555>;
> + eq-presets-16gts = /bits/ 8 <0x55 0x55 0x55 0x55>;
> +
> status = "disabled";
>
> pcie@0 {
> --
> 2.34.1
>
--
மணிவண்ணன் சதாசிவம்
Powered by blists - more mailing lists