[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250624095905.7609-1-jie.gan@oss.qualcomm.com>
Date: Tue, 24 Jun 2025 17:59:03 +0800
From: Jie Gan <jie.gan@....qualcomm.com>
To: Suzuki K Poulose <suzuki.poulose@....com>,
Mike Leach <mike.leach@...aro.org>,
James Clark <james.clark@...aro.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>
Cc: coresight@...ts.linaro.org, linux-arm-kernel@...ts.infradead.org,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, jie.gan@....qualcomm.com
Subject: [PATCH v2 0/2] Enable CTCU device for QCS8300
Enable CTCU device for QCS8300 platform. Add a fallback mechnasim in binding to utilize
the compitable of the SA8775p platform becuase the CTCU for QCS8300 shares same
configurations as SA8775p platform.
Changes in V2:
1. Add Krzysztof's R-B tag for dt-binding patch.
2. Add Konrad's Acked-by tag for dt patch.
3. Rebased on tag next-20250623.
4. Missed email addresses for coresight's maintainers in V1, loop them.
Link to V1 - https://lore.kernel.org/all/20250327024943.3502313-1-jie.gan@oss.qualcomm.com/
Jie Gan (2):
dt-bindings: arm: add CTCU device for QCS8300
arm64: dts: qcom: qcs8300: Add CTCU and ETR nodes
.../bindings/arm/qcom,coresight-ctcu.yaml | 9 +-
arch/arm64/boot/dts/qcom/qcs8300.dtsi | 153 ++++++++++++++++++
2 files changed, 160 insertions(+), 2 deletions(-)
--
2.34.1
Powered by blists - more mailing lists