[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <175092436132.7925.6436811848886215951.b4-ty@kernel.org>
Date: Thu, 26 Jun 2025 08:52:50 +0100
From: Marc Zyngier <maz@...nel.org>
To: linux-arm-kernel@...ts.infradead.org,
kvmarm@...ts.linux.dev,
linux-kernel@...r.kernel.org,
Wei-Lin Chang <r09922117@...e.ntu.edu.tw>
Cc: Oliver Upton <oliver.upton@...ux.dev>,
Joey Gouly <joey.gouly@....com>,
Suzuki K Poulose <suzuki.poulose@....com>,
Zenghui Yu <yuzenghui@...wei.com>,
Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>,
Jintack Lim <jintack@...columbia.edu>,
Christoffer Dall <christoffer.dall@....com>
Subject: Re: [PATCH] KVM: arm64: nv: Fix MI line level calculation in vgic_v3_nested_update_mi()
On Wed, 25 Jun 2025 16:47:09 +0800, Wei-Lin Chang wrote:
> The state of the vcpu's MI line should be asserted when its
> ICH_HCR_EL2.En is set and ICH_MISR_EL2 is non-zero. Using bitwise AND
> (&=) directly for this calculation will not give us the correct result
> when the LSB of the vcpu's ICH_MISR_EL2 isn't set. Correct this by first
> adjusting the return value of vgic_v3_get_misr() into 1 if it is
> non-zero.
>
> [...]
Applied to fixes, thanks!
[1/1] KVM: arm64: nv: Fix MI line level calculation in vgic_v3_nested_update_mi()
commit: af040a9a296044fd4b748786c2516f172a7617f1
Cheers,
M.
--
Without deviation from the norm, progress is not possible.
Powered by blists - more mailing lists